summaryrefslogtreecommitdiff
path: root/lib/i915_pciids.h
diff options
context:
space:
mode:
authorLionel Landwerlin <lionel.g.landwerlin@intel.com>2020-08-25 14:45:52 +0300
committerLionel Landwerlin <lionel.g.landwerlin@intel.com>2020-09-03 19:07:55 +0300
commit0385b5258fddc324435b123283b46e528fbbf33b (patch)
treea30abe2d5dbe98b7d86434f5f8590d8c065ed66d /lib/i915_pciids.h
parent5b6c8235240514a33cdfa3ccd0f1a05a72a3f4a8 (diff)
pciids/i915: break TGL into GT1/2
Align with kernel commit: d452bd091e168f ("drm/i915: break TGL pci-ids in GT 1 & 2") Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: Ashutosh Dixit <ashutosh.dixit@intel.com> Reviewed-by: Umesh Nerlige Ramappa <umesh.nerlige.ramappa@intel.com>
Diffstat (limited to 'lib/i915_pciids.h')
-rw-r--r--lib/i915_pciids.h14
1 files changed, 10 insertions, 4 deletions
diff --git a/lib/i915_pciids.h b/lib/i915_pciids.h
index 8e7ae30e..7eeecb07 100644
--- a/lib/i915_pciids.h
+++ b/lib/i915_pciids.h
@@ -594,19 +594,25 @@
INTEL_VGA_DEVICE(0x4E51, info)
/* TGL */
-#define INTEL_TGL_12_IDS(info) \
+#define INTEL_TGL_12_GT1_IDS(info) \
+ INTEL_VGA_DEVICE(0x9A60, info), \
+ INTEL_VGA_DEVICE(0x9A68, info), \
+ INTEL_VGA_DEVICE(0x9A70, info)
+
+#define INTEL_TGL_12_GT2_IDS(info) \
INTEL_VGA_DEVICE(0x9A40, info), \
INTEL_VGA_DEVICE(0x9A49, info), \
INTEL_VGA_DEVICE(0x9A59, info), \
- INTEL_VGA_DEVICE(0x9A60, info), \
- INTEL_VGA_DEVICE(0x9A68, info), \
- INTEL_VGA_DEVICE(0x9A70, info), \
INTEL_VGA_DEVICE(0x9A78, info), \
INTEL_VGA_DEVICE(0x9AC0, info), \
INTEL_VGA_DEVICE(0x9AC9, info), \
INTEL_VGA_DEVICE(0x9AD9, info), \
INTEL_VGA_DEVICE(0x9AF8, info)
+#define INTEL_TGL_12_IDS(info) \
+ INTEL_TGL_12_GT1_IDS(info), \
+ INTEL_TGL_12_GT2_IDS(info)
+
/* RKL */
#define INTEL_RKL_IDS(info) \
INTEL_VGA_DEVICE(0x4C80, info), \