summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/i915/display/intel_ddi.c
AgeCommit message (Expand)Author
2021-12-09drm/i915: Add privacy-screen support (v3)Hans de Goede
2021-11-10drm/i915: Call intel_update_active_dpll() for both bigjoiner pipesVille Syrjälä
2021-11-03drm/i915: Use intel_de_rmw() for icl combo phy programmingVille Syrjälä
2021-11-03drm/i915: Use intel_de_rmw() for icl mg phy programmingVille Syrjälä
2021-11-03drm/i915: Use intel_de_rmw() for tgl dkl phy programmingVille Syrjälä
2021-11-03drm/i915: Query the vswing levels per-lane for tgl dkl phyVille Syrjälä
2021-11-03drm/i915: Query the vswing levels per-lane for icl mg phyVille Syrjälä
2021-11-03drm/i915: Query the vswing levels per-lane for icl combo phyVille Syrjälä
2021-11-03drm/i915: Stop using group access when progrmming icl combo phy TXVille Syrjälä
2021-11-01drm/i915/hdmi: Turn DP++ TMDS output buffers back on in encoder->shutdown()Ville Syrjälä
2021-10-27drm/i915: Reduce bigjoiner special casingVille Syrjälä
2021-10-27drm/i915: Split PPS write from DSC enableVille Syrjälä
2021-10-27drm/i915: Introduce intel_master_crtc()Ville Syrjälä
2021-10-27Revert "drm/i915/display: Disable audio, DRRS and PSR before planes"Ville Syrjälä
2021-10-19drm/i915: Move intel_ddi_fdi_post_disable() to fdi codeVille Syrjälä
2021-10-19drm/i915: Move iCLKIP readout to the pch codeVille Syrjälä
2021-10-14drm/i915: Add all per-lane register definitions for icl combo phyVille Syrjälä
2021-10-14drm/i915: Extract icl_combo_phy_loadgen_select()Ville Syrjälä
2021-10-14drm/i915: Remove dead DKL_TX_LOADGEN_SHARING_PMD_DISABLE stuffVille Syrjälä
2021-10-14drm/i915: Use standard form terminating condition for lane for loopsVille Syrjälä
2021-10-14drm/i915: Remove pointless extra namespace from dkl/snps buf trans structsVille Syrjälä
2021-10-12drm/i915/dg2: update link training for 128b/132bJani Nikula
2021-10-05drm/i915/tc: Delete bogus NULL check in intel_ddi_encoder_destroy()Dan Carpenter
2021-10-04drm/i915: Pass the lane to intel_ddi_level()Ville Syrjälä
2021-10-04drm/i915: Nuke intel_ddi_hdmi_num_entries()Ville Syrjälä
2021-10-04drm/i915: Hoover the level>=n_entries WARN into intel_ddi_level()Ville Syrjälä
2021-10-04drm/i915: De-wrapper bxt_ddi_phy_set_signal_levels()Ville Syrjälä
2021-10-04drm/i915: Nuke useless .set_signal_levels() wrappersVille Syrjälä
2021-10-04drm/i915: Generalize .set_signal_levels()Ville Syrjälä
2021-10-04drm/i915: Introduce has_buf_trans_select()Ville Syrjälä
2021-10-04drm/i915: Introduce has_iboost()Ville Syrjälä
2021-09-30drm/i915: s/ddi_translations/trans/Ville Syrjälä
2021-09-30drm/i915: Call intel_ddi_init_dp_buf_reg() earlierVille Syrjälä
2021-09-29drm/i915/tc: Fix TypeC PHY connect/disconnect logic on ADL-PImre Deak
2021-09-29drm/i915/tc: Add/use helpers to retrieve TypeC port propertiesImre Deak
2021-09-29drm/i915/tc: Fix TypeC port init/resume time sanitizationImre Deak
2021-09-23drm/i915/display: Only keep PSR enabled if there is active planesJosé Roberto de Souza
2021-09-20drm/i915/dg2: use 128b/132b transcoder DDI modeJani Nikula
2021-09-20drm/i915/dg2: configure TRANS_DP2_CTL for DP 2.0Jani Nikula
2021-09-20drm/i915/dg2: add DG2+ TRANS_DDI_FUNC_CTL DP 2.0 128b/132b modeJani Nikula
2021-09-15drm/i915: s/pipe/transcoder/ when dealing with PIPECONF/TRANSCONFVille Syrjälä
2021-08-30drm/i915/display: Renaming DRRS functions to intel_drrs_*()José Roberto de Souza
2021-08-30drm/i915/display: Move DRRS code its own fileJosé Roberto de Souza
2021-08-26drm/i915/backlight: mass rename functions to have intel_backlight_ prefixJani Nikula
2021-08-26drm/i915/backlight: extract backlight code to a separate fileJani Nikula
2021-08-13drm/i915/dg2: use existing mechanisms for SNPS PHY translationsJani Nikula
2021-08-13drm/i915/dp: pass crtc_state to intel_ddi_dp_level()Jani Nikula
2021-08-13drm/i915/edp: fix eDP MSO pipe sanity checks for ADL-PJani Nikula
2021-08-11drm/i915/dg2: Configure PCON in DP pre-enable pathAnkit Nautiyal
2021-08-02drm/i915/dg1: Adjust the AUDIO power domainAnshuman Gupta
generated by cgit v1.2.3 (git 2.39.1) at 2024-09-20 22:37:07 +0000