summaryrefslogtreecommitdiff
path: root/b2r2_global.h
blob: b9d8d6ed2069c78d21833c16fa4cf325658c871e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
/*---------------------------------------------------------------------------*/
/* © copyright STMicroelectronics(Wireless),2008. All rights reserved. For   */
/* information, STMicroelectronics(Wireless)reserves the right to license    */
/* this software concurrently under separate license conditions.             */
/*                                                                           */
/* This program is free software; you can redistribute it and/or modify it   */
/* under the terms of the GNU Lesser General Public License as published     */
/* by the Free Software Foundation; either version 2.1 of the License,       */
/* or (at your option)any later version.                                     */
/*                                                                           */
/* This program is distributed in the hope that it will be useful, but       */
/* WITHOUT ANY WARRANTY; without even the implied warranty of                */
/* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See                  */
/* the GNU Lesser General Public License for more details.                   */
/*                                                                           */
/* You should have received a copy of the GNU Lesser General Public License  */
/* along with this program. If not, see <http://www.gnu.org/licenses/>.      */
/*---------------------------------------------------------------------------*/



#ifndef __B2R2_GLOBAL_H
#define __B2R2_GLOBAL_H


#ifdef __cplusplus
extern "C" {
#endif



#define PITCH_1BYTE			0x1
#define PITCH_2BYTE			0x2
#define PITCH_3BYTE			0x3
#define PITCH_4BYTE			0x4

#define RESVD				    (0x00000000)
#define NEXT_NODE_NULL			(0x00000000)


/* Register values */

/* - BLT_SSBA17 */
#define	B2R2BLT_SSBA17SSBA17_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA17SSBA17_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA17SSBA17_Mem_address	(0x3ffffff)
#define	B2R2BLT_SSBA17SSBA17_Mem_addressShift	(0x0)
#define	B2R2BLT_SSBA17Mask		(0xffffffff)
#define	B2R2BLT_SSBA17TestMask		(0xffffffff)
#define	B2R2BLT_SSBA17InitialValue	(0x0)
#define	B2R2BLT_SSBA17AccessType	(RW)
#define	B2R2BLT_SSBA17			(0x900)

/* - BLT_SSBA18 */
#define	B2R2BLT_SSBA18SSBA18_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA18SSBA18_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA18SSBA18_Mem_address	(0x3ffffff)
#define	B2R2BLT_SSBA18SSBA18_Mem_addressShift	(0x0)
#define	B2R2BLT_SSBA18Mask		(0xffffffff)
#define	B2R2BLT_SSBA18TestMask		(0xffffffff)
#define	B2R2BLT_SSBA18InitialValue	(0x0)
#define	B2R2BLT_SSBA18AccessType	(RW)
#define	B2R2BLT_SSBA18			(0x904)

/* - BLT_SSBA19 */
#define	B2R2BLT_SSBA19SSBA19_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA19SSBA19_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA19SSBA19_Mem_address	(0x3ffffff)
#define	B2R2BLT_SSBA19SSBA19_Mem_addressShift	(0x0)
#define	B2R2BLT_SSBA19Mask		(0xffffffff)
#define	B2R2BLT_SSBA19TestMask		(0xffffffff)
#define	B2R2BLT_SSBA19InitialValue	(0x0)
#define	B2R2BLT_SSBA19AccessType	(RW)
#define	B2R2BLT_SSBA19			(0x908)

/* - BLT_SSBA20 */
#define	B2R2BLT_SSBA20SSBA20_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA20SSBA20_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA20SSBA20_Mem_address	(0x3ffffff)
#define	B2R2BLT_SSBA20SSBA20_Mem_addressShift	(0x0)
#define	B2R2BLT_SSBA20Mask		(0xffffffff)
#define	B2R2BLT_SSBA20TestMask		(0xffffffff)
#define	B2R2BLT_SSBA20InitialValue	(0x0)
#define	B2R2BLT_SSBA20AccessType	(RW)
#define	B2R2BLT_SSBA20			(0x90c)

/* - BLT_SSBA21 */
#define	B2R2BLT_SSBA21SSBA21_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA21SSBA21_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA21SSBA21_Mem_address	(0x3ffffff)
#define	B2R2BLT_SSBA21SSBA21_Mem_addressShift	(0x0)
#define	B2R2BLT_SSBA21Mask		(0xffffffff)
#define	B2R2BLT_SSBA21TestMask		(0xffffffff)
#define	B2R2BLT_SSBA21InitialValue	(0x0)
#define	B2R2BLT_SSBA21AccessType	(RW)
#define	B2R2BLT_SSBA21			(0x910)

/* - BLT_SSBA22 */
#define	B2R2BLT_SSBA22SSBA22_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA22SSBA22_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA22SSBA22_Mem_address	(0x3ffffff)
#define	B2R2BLT_SSBA22SSBA22_Mem_addressShift	(0x0)
#define	B2R2BLT_SSBA22Mask		(0xffffffff)
#define	B2R2BLT_SSBA22TestMask		(0xffffffff)
#define	B2R2BLT_SSBA22InitialValue	(0x0)
#define	B2R2BLT_SSBA22AccessType	(RW)
#define	B2R2BLT_SSBA22			(0x914)

/* - BLT_SSBA23 */
#define	B2R2BLT_SSBA23SSBA23_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA23SSBA23_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA23SSBA23_Mem_address	(0x3ffffff)
#define	B2R2BLT_SSBA23SSBA23_Mem_addressShift	(0x0)
#define	B2R2BLT_SSBA23Mask		(0xffffffff)
#define	B2R2BLT_SSBA23TestMask		(0xffffffff)
#define	B2R2BLT_SSBA23InitialValue	(0x0)
#define	B2R2BLT_SSBA23AccessType	(RW)
#define	B2R2BLT_SSBA23			(0x918)

/* - BLT_SSBA24 */
#define	B2R2BLT_SSBA24SSBA24_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA24SSBA24_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA24SSBA24_Mem_address	(0x3ffffff)
#define	B2R2BLT_SSBA24SSBA24_Mem_addressShift	(0x0)
#define	B2R2BLT_SSBA24Mask		(0xffffffff)
#define	B2R2BLT_SSBA24TestMask		(0xffffffff)
#define	B2R2BLT_SSBA24InitialValue	(0x0)
#define	B2R2BLT_SSBA24AccessType	(RW)
#define	B2R2BLT_SSBA24			(0x91c)

/* - BLT_STBA5 */
#define	B2R2BLT_STBA5STBA5_bank_num	(0xfc000000)
#define	B2R2BLT_STBA5STBA5_bank_numShift	(0x1a)
#define	B2R2BLT_STBA5STBA5_Mem_address	(0x3ffffff)
#define	B2R2BLT_STBA5STBA5_Mem_addressShift	(0x0)
#define	B2R2BLT_STBA5Mask		(0xffffffff)
#define	B2R2BLT_STBA5TestMask		(0xffffffff)
#define	B2R2BLT_STBA5InitialValue	(0x0)
#define	B2R2BLT_STBA5AccessType		(RW)
#define	B2R2BLT_STBA5			(0x940)

/* - BLT_STBA6 */
#define	B2R2BLT_STBA6STBA6_bank_num	(0xfc000000)
#define	B2R2BLT_STBA6STBA6_bank_numShift	(0x1a)
#define	B2R2BLT_STBA6STBA6_Mem_address	(0x3ffffff)
#define	B2R2BLT_STBA6STBA6_Mem_addressShift	(0x0)
#define	B2R2BLT_STBA6Mask		(0xffffffff)
#define	B2R2BLT_STBA6TestMask		(0xffffffff)
#define	B2R2BLT_STBA6InitialValue	(0x0)
#define	B2R2BLT_STBA6AccessType		(RW)
#define	B2R2BLT_STBA6			(0x944)

/* - BLT_STBA7 */
#define	B2R2BLT_STBA7STBA7_bank_num	(0xfc000000)
#define	B2R2BLT_STBA7STBA7_bank_numShift	(0x1a)
#define	B2R2BLT_STBA7STBA7_Mem_address	(0x3ffffff)
#define	B2R2BLT_STBA7STBA7_Mem_addressShift	(0x0)
#define	B2R2BLT_STBA7Mask		(0xffffffff)
#define	B2R2BLT_STBA7TestMask		(0xffffffff)
#define	B2R2BLT_STBA7InitialValue	(0x0)
#define	B2R2BLT_STBA7AccessType		(RW)
#define	B2R2BLT_STBA7			(0x948)

/* - BLT_STBA8 */
#define	B2R2BLT_STBA8STBA8_bank_num	(0xfc000000)
#define	B2R2BLT_STBA8STBA8_bank_numShift	(0x1a)
#define	B2R2BLT_STBA8STBA8_Mem_address	(0x3ffffff)
#define	B2R2BLT_STBA8STBA8_Mem_addressShift	(0x0)
#define	B2R2BLT_STBA8Mask		(0xffffffff)
#define	B2R2BLT_STBA8TestMask		(0xffffffff)
#define	B2R2BLT_STBA8InitialValue	(0x0)
#define	B2R2BLT_STBA8AccessType		(RW)
#define	B2R2BLT_STBA8			(0x94c)

/* - BLT_CTL */
#define	B2R2BLT_CTLGLOBAL_soft_reset	(0x80000000)
#define	B2R2BLT_CTLStep_By_Step		(0x20000000)
#define	B2R2BLT_CTLBig_not_little	(0x10000000)
#define	B2R2BLT_CTLMask			(0xb0000000)
#define	B2R2BLT_CTLTestMask		(0xb0000000)
#define	B2R2BLT_CTLInitialValue		(0x0)
#define	B2R2BLT_CTLAccessType		(INITIAL_TEST)
#define	B2R2BLT_CTL			(0xa00)

/* - BLT_ITS */
#define	B2R2BLT_ITSRLD_ERROR		(0x80000000)
#define	B2R2BLT_ITSAQ4_Node_Notif	(0x8000000)
#define	B2R2BLT_ITSAQ4_Node_repeat	(0x4000000)
#define	B2R2BLT_ITSAQ4_Stopped		(0x2000000)
#define	B2R2BLT_ITSAQ4_LNA_Reached	(0x1000000)
#define	B2R2BLT_ITSAQ3_Node_Notif	(0x800000)
#define	B2R2BLT_ITSAQ3_Node_repeat	(0x400000)
#define	B2R2BLT_ITSAQ3_Stopped		(0x200000)
#define	B2R2BLT_ITSAQ3_LNA_Reached	(0x100000)
#define	B2R2BLT_ITSAQ2_Node_Notif	(0x80000)
#define	B2R2BLT_ITSAQ2_Node_repeat	(0x40000)
#define	B2R2BLT_ITSAQ2_Stopped		(0x20000)
#define	B2R2BLT_ITSAQ2_LNA_Reached	(0x10000)
#define	B2R2BLT_ITSAQ1_Node_Notif	(0x8000)
#define	B2R2BLT_ITSAQ1_Node_repeat	(0x4000)
#define	B2R2BLT_ITSAQ1_Stopped		(0x2000)
#define	B2R2BLT_ITSAQ1_LNA_Reached	(0x1000)
#define	B2R2BLT_ITSCQ2_Repaced		(0x80)
#define	B2R2BLT_ITSCQ2_Node_Notif	(0x40)
#define	B2R2BLT_ITSCQ2_retriggered	(0x20)
#define	B2R2BLT_ITSCQ2_completed	(0x10)
#define	B2R2BLT_ITSCQ1_Repaced		(0x8)
#define	B2R2BLT_ITSCQ1_Node_Notif	(0x4)
#define	B2R2BLT_ITSCQ1_retriggered	(0x2)
#define	B2R2BLT_ITSCQ1_completed	(0x1)
#define	B2R2BLT_ITSMask			(0x8ffff0ff)
#define	B2R2BLT_ITSTestMask		(0x8ffff0ff)
#define	B2R2BLT_ITSInitialValue		(0x0)
#define	B2R2BLT_ITSAccessType		(INITIAL_TEST)
#define	B2R2BLT_ITS			(0xa04)

/* - BLT_STA1 */
#define	B2R2BLT_STA1BDISP_IDLE		(0x1)
#define	B2R2BLT_STA1Mask		(0x1)
#define	B2R2BLT_STA1TestMask		(0x1)
#define	B2R2BLT_STA1InitialValue	(0x1)
#define	B2R2BLT_STA1AccessType		(INITIAL_TEST)
#define	B2R2BLT_STA1			(0xa08)

/* - BLT_SSBA1 */
#define	B2R2BLT_SSBA1SSBA1_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA1SSBA1_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA1SSBA1_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA1SSBA1_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA1Mask		(0xffffffff)
#define	B2R2BLT_SSBA1TestMask		(0xffffffff)
#define	B2R2BLT_SSBA1InitialValue	(0x0)
#define	B2R2BLT_SSBA1AccessType		(RW)
#define	B2R2BLT_SSBA1			(0xa10)

/* - BLT_SSBA2 */
#define	B2R2BLT_SSBA2SSBA2_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA2SSBA2_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA2SSBA2_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA2SSBA2_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA2Mask		(0xffffffff)
#define	B2R2BLT_SSBA2TestMask		(0xffffffff)
#define	B2R2BLT_SSBA2InitialValue	(0x0)
#define	B2R2BLT_SSBA2AccessType		(RW)
#define	B2R2BLT_SSBA2			(0xa14)

/* - BLT_SSBA3 */
#define	B2R2BLT_SSBA3SSBA3_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA3SSBA3_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA3SSBA3_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA3SSBA3_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA3Mask		(0xffffffff)
#define	B2R2BLT_SSBA3TestMask		(0xffffffff)
#define	B2R2BLT_SSBA3InitialValue	(0x0)
#define	B2R2BLT_SSBA3AccessType		(RW)
#define	B2R2BLT_SSBA3			(0xa18)

/* - BLT_SSBA4 */
#define	B2R2BLT_SSBA4SSBA4_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA4SSBA4_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA4SSBA4_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA4SSBA4_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA4Mask		(0xffffffff)
#define	B2R2BLT_SSBA4TestMask		(0xffffffff)
#define	B2R2BLT_SSBA4InitialValue	(0x0)
#define	B2R2BLT_SSBA4AccessType		(RW)
#define	B2R2BLT_SSBA4			(0xa1c)

/* - BLT_SSBA5 */
#define	B2R2BLT_SSBA5SSBA5_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA5SSBA5_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA5SSBA5_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA5SSBA5_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA5Mask		(0xffffffff)
#define	B2R2BLT_SSBA5TestMask		(0xffffffff)
#define	B2R2BLT_SSBA5InitialValue	(0x0)
#define	B2R2BLT_SSBA5AccessType		(RW)
#define	B2R2BLT_SSBA5			(0xa20)

/* - BLT_SSBA6 */
#define	B2R2BLT_SSBA6SSBA6_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA6SSBA6_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA6SSBA6_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA6SSBA6_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA6Mask		(0xffffffff)
#define	B2R2BLT_SSBA6TestMask		(0xffffffff)
#define	B2R2BLT_SSBA6InitialValue	(0x0)
#define	B2R2BLT_SSBA6AccessType		(RW)
#define	B2R2BLT_SSBA6			(0xa24)

/* - BLT_SSBA7 */
#define	B2R2BLT_SSBA7SSBA7_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA7SSBA7_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA7SSBA7_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA7SSBA7_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA7Mask		(0xffffffff)
#define	B2R2BLT_SSBA7TestMask		(0xffffffff)
#define	B2R2BLT_SSBA7InitialValue	(0x0)
#define	B2R2BLT_SSBA7AccessType		(RW)
#define	B2R2BLT_SSBA7			(0xa28)

/* - BLT_SSBA8 */
#define	B2R2BLT_SSBA8SSBA8_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA8SSBA8_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA8SSBA8_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA8SSBA8_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA8Mask		(0xffffffff)
#define	B2R2BLT_SSBA8TestMask		(0xffffffff)
#define	B2R2BLT_SSBA8InitialValue	(0x0)
#define	B2R2BLT_SSBA8AccessType		(RW)
#define	B2R2BLT_SSBA8			(0xa2c)

/* - BLT_STBA1 */
#define	B2R2BLT_STBA1STBA1_bank_num	(0xfc000000)
#define	B2R2BLT_STBA1STBA1_bank_numShift	(0x1a)
#define	B2R2BLT_STBA1STBA1_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_STBA1STBA1_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_STBA1Mask		(0xffffffff)
#define	B2R2BLT_STBA1TestMask		(0xffffffff)
#define	B2R2BLT_STBA1InitialValue	(0x0)
#define	B2R2BLT_STBA1AccessType		(RW)
#define	B2R2BLT_STBA1			(0xa30)

/* - BLT_STBA2 */
#define	B2R2BLT_STBA2STBA2_bank_num	(0xfc000000)
#define	B2R2BLT_STBA2STBA2_bank_numShift	(0x1a)
#define	B2R2BLT_STBA2STBA2_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_STBA2STBA2_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_STBA2Mask		(0xffffffff)
#define	B2R2BLT_STBA2TestMask		(0xffffffff)
#define	B2R2BLT_STBA2InitialValue	(0x0)
#define	B2R2BLT_STBA2AccessType		(RW)
#define	B2R2BLT_STBA2			(0xa34)

/* - BLT_STBA3 */
#define	B2R2BLT_STBA3STBA3_bank_num	(0xfc000000)
#define	B2R2BLT_STBA3STBA3_bank_numShift	(0x1a)
#define	B2R2BLT_STBA3STBA3_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_STBA3STBA3_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_STBA3Mask		(0xffffffff)
#define	B2R2BLT_STBA3TestMask		(0xffffffff)
#define	B2R2BLT_STBA3InitialValue	(0x0)
#define	B2R2BLT_STBA3AccessType		(RW)
#define	B2R2BLT_STBA3			(0xa38)

/* - BLT_STBA4 */
#define	B2R2BLT_STBA4STBA4_bank_num	(0xfc000000)
#define	B2R2BLT_STBA4STBA4_bank_numShift	(0x1a)
#define	B2R2BLT_STBA4STBA4_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_STBA4STBA4_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_STBA4Mask		(0xffffffff)
#define	B2R2BLT_STBA4TestMask		(0xffffffff)
#define	B2R2BLT_STBA4InitialValue	(0x0)
#define	B2R2BLT_STBA4AccessType		(RW)
#define	B2R2BLT_STBA4			(0xa3c)

/* - BLT_CQ1_TRIG_IP */
#define	B2R2BLT_CQ1_TRIG_IPTRIG_bank_num	(0xfc000000)
#define	B2R2BLT_CQ1_TRIG_IPTRIG_bank_numShift	(0x1a)
#define	B2R2BLT_CQ1_TRIG_IPCQ1_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_CQ1_TRIG_IPCQ1_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_CQ1_TRIG_IPMask		(0xffffffff)
#define	B2R2BLT_CQ1_TRIG_IPTestMask	(0xffffffff)
#define	B2R2BLT_CQ1_TRIG_IPInitialValue	(0x0)
#define	B2R2BLT_CQ1_TRIG_IPAccessType	(RW)
#define	B2R2BLT_CQ1_TRIG_IP		(0xa40)

/* - BLT_CQ1_TRIG_CTL */
#define	B2R2BLT_CQ1_TRIG_CTLQueue_en	(0x80000000)
#define	B2R2BLT_CQ1_TRIG_CTLRetrig_behav	(0xf000000)
#define	B2R2BLT_CQ1_TRIG_CTLRetrig_behavShift	(0x18)
#define	B2R2BLT_CQ1_TRIG_CTLIRQ_mask	(0xf00000)
#define	B2R2BLT_CQ1_TRIG_CTLIRQ_maskShift	(0x14)
#define	B2R2BLT_CQ1_TRIG_CTLTrig_cond	(0xf000)
#define	B2R2BLT_CQ1_TRIG_CTLTrig_condShift	(0xc)
#define	B2R2BLT_CQ1_TRIG_CTLTrigger_line_num	(0xfff)
#define	B2R2BLT_CQ1_TRIG_CTLTrigger_line_numShift	(0x0)
#define	B2R2BLT_CQ1_TRIG_CTLMask	(0x8ff0ffff)
#define	B2R2BLT_CQ1_TRIG_CTLTestMask	(0x8ff0ffff)
#define	B2R2BLT_CQ1_TRIG_CTLInitialValue	(0x0)
#define	B2R2BLT_CQ1_TRIG_CTLAccessType	(INITIAL_TEST)
#define	B2R2BLT_CQ1_TRIG_CTL		(0xa44)

/* - BLT_CQ1_PACE_CTL */
#define	B2R2BLT_CQ1_PACE_CTLDynamic_Pace	(0x80000000)
#define	B2R2BLT_CQ1_PACE_CTLPace_Count	(0xfff0000)
#define	B2R2BLT_CQ1_PACE_CTLPace_CountShift	(0x10)
#define	B2R2BLT_CQ1_PACE_CTLPace_start	(0xfff)
#define	B2R2BLT_CQ1_PACE_CTLPace_startShift	(0x0)
#define	B2R2BLT_CQ1_PACE_CTLMask	(0x8fff0fff)
#define	B2R2BLT_CQ1_PACE_CTLTestMask	(0x8ff0ffff)
#define	B2R2BLT_CQ1_PACE_CTLInitialValue	(0x0)
#define	B2R2BLT_CQ1_PACE_CTLAccessType	(INITIAL_TEST)
#define	B2R2BLT_CQ1_PACE_CTL		(0xa48)

/* - BLT_CQ1_IP */
#define	B2R2BLT_CQ1_IPInst_bank_num	(0xfc000000)
#define	B2R2BLT_CQ1_IPInst_bank_numShift	(0x1a)
#define	B2R2BLT_CQ1_IPInst_Memory_address	(0x3ffffff)
#define	B2R2BLT_CQ1_IPInst_Memory_addressShift	(0x0)
#define	B2R2BLT_CQ1_IPMask		(0xffffffff)
#define	B2R2BLT_CQ1_IPTestMask		(0xffffffff)
#define	B2R2BLT_CQ1_IPInitialValue	(0x0)
#define	B2R2BLT_CQ1_IPAccessType	(RO)
#define	B2R2BLT_CQ1_IP			(0xa4c)

/* - BLT_CQ2_TRIG_IP */
#define	B2R2BLT_CQ2_TRIG_IPTRIG_bank_num	(0xfc000000)
#define	B2R2BLT_CQ2_TRIG_IPTRIG_bank_numShift	(0x1a)
#define	B2R2BLT_CQ2_TRIG_IPCQ2_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_CQ2_TRIG_IPCQ2_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_CQ2_TRIG_IPMask		(0xffffffff)
#define	B2R2BLT_CQ2_TRIG_IPTestMask	(0xffffffff)
#define	B2R2BLT_CQ2_TRIG_IPInitialValue	(0x0)
#define	B2R2BLT_CQ2_TRIG_IPAccessType	(RW)
#define	B2R2BLT_CQ2_TRIG_IP		(0xa50)

/* - BLT_CQ2_TRIG_CTL */
#define	B2R2BLT_CQ2_TRIG_CTLQueue_en	(0x80000000)
#define	B2R2BLT_CQ2_TRIG_CTLRetrig_behav	(0xf000000)
#define	B2R2BLT_CQ2_TRIG_CTLRetrig_behavShift	(0x18)
#define	B2R2BLT_CQ2_TRIG_CTLIRQ_mask	(0xf00000)
#define	B2R2BLT_CQ2_TRIG_CTLIRQ_maskShift	(0x14)
#define	B2R2BLT_CQ2_TRIG_CTLTrig_cond	(0xf000)
#define	B2R2BLT_CQ2_TRIG_CTLTrig_condShift	(0xc)
#define	B2R2BLT_CQ2_TRIG_CTLTrigger_line_num	(0xfff)
#define	B2R2BLT_CQ2_TRIG_CTLTrigger_line_numShift	(0x0)
#define	B2R2BLT_CQ2_TRIG_CTLMask	(0x8ff0ffff)
#define	B2R2BLT_CQ2_TRIG_CTLTestMask	(0x8ff0ffff)
#define	B2R2BLT_CQ2_TRIG_CTLInitialValue	(0x0)
#define	B2R2BLT_CQ2_TRIG_CTLAccessType	(INITIAL_TEST)
#define	B2R2BLT_CQ2_TRIG_CTL		(0xa54)

/* - BLT_CQ2_PACE_CTL */
#define	B2R2BLT_CQ2_PACE_CTLDynamic_Pace	(0x80000000)
#define	B2R2BLT_CQ2_PACE_CTLPace_Count	(0xfff0000)
#define	B2R2BLT_CQ2_PACE_CTLPace_CountShift	(0x10)
#define	B2R2BLT_CQ2_PACE_CTLPace_start	(0xfff)
#define	B2R2BLT_CQ2_PACE_CTLPace_startShift	(0x0)
#define	B2R2BLT_CQ2_PACE_CTLMask	(0x8fff0fff)
#define	B2R2BLT_CQ2_PACE_CTLTestMask	(0x8ff0ffff)
#define	B2R2BLT_CQ2_PACE_CTLInitialValue	(0x0)
#define	B2R2BLT_CQ2_PACE_CTLAccessType	(INITIAL_TEST)
#define	B2R2BLT_CQ2_PACE_CTL		(0xa58)

/* - BLT_CQ2_IP */
#define	B2R2BLT_CQ2_IPInst_bank_num	(0xfc000000)
#define	B2R2BLT_CQ2_IPInst_bank_numShift	(0x1a)
#define	B2R2BLT_CQ2_IPInst_Memory_address	(0x3ffffff)
#define	B2R2BLT_CQ2_IPInst_Memory_addressShift	(0x0)
#define	B2R2BLT_CQ2_IPMask		(0xffffffff)
#define	B2R2BLT_CQ2_IPTestMask		(0xffffffff)
#define	B2R2BLT_CQ2_IPInitialValue	(0x0)
#define	B2R2BLT_CQ2_IPAccessType	(RO)
#define	B2R2BLT_CQ2_IP			(0xa5c)

/* - BLT_AQ1_CTL */
#define	B2R2BLT_AQ1_CTLQueue_en		(0x80000000)
#define	B2R2BLT_AQ1_CTLEvent_behav	(0x7000000)
#define	B2R2BLT_AQ1_CTLEvent_behavShift	(0x18)
#define	B2R2BLT_AQ1_CTLIRQ_mask		(0xf00000)
#define	B2R2BLT_AQ1_CTLIRQ_maskShift	(0x14)
#define	B2R2BLT_AQ1_CTLPriority		(0x3)
#define	B2R2BLT_AQ1_CTLPriorityShift	(0x0)
#define	B2R2BLT_AQ1_CTLMask		(0x87f00003)
#define	B2R2BLT_AQ1_CTLTestMask		(0x87f00003)
#define	B2R2BLT_AQ1_CTLInitialValue	(0x0)
#define	B2R2BLT_AQ1_CTLAccessType	(INITIAL_TEST)
#define	B2R2BLT_AQ1_CTL			(0xa60)

/* - BLT_AQ1_IP */
#define	B2R2BLT_AQ1_IPInst_bank_num	(0xfc000000)
#define	B2R2BLT_AQ1_IPInst_bank_numShift	(0x1a)
#define	B2R2BLT_AQ1_IPinst_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ1_IPinst_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ1_IPMask		(0xffffffff)
#define	B2R2BLT_AQ1_IPTestMask		(0xffffffff)
#define	B2R2BLT_AQ1_IPInitialValue	(0x0)
#define	B2R2BLT_AQ1_IPAccessType	(RW)
#define	B2R2BLT_AQ1_IP			(0xa64)

/* - BLT_AQ1_LNA */
#define	B2R2BLT_AQ1_LNALna_bank_num	(0xfc000000)
#define	B2R2BLT_AQ1_LNALna_bank_numShift	(0x1a)
#define	B2R2BLT_AQ1_LNALna_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ1_LNALna_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ1_LNAMask		(0xffffffff)
#define	B2R2BLT_AQ1_LNATestMask		(0xffffffff)
#define	B2R2BLT_AQ1_LNAInitialValue	(0x0)
#define	B2R2BLT_AQ1_LNAAccessType	(RW)
#define	B2R2BLT_AQ1_LNA			(0xa68)

/* - BLT_AQ1_STA */
#define	B2R2BLT_AQ1_STAInst_bank_num	(0xfc000000)
#define	B2R2BLT_AQ1_STAInst_bank_numShift	(0x1a)
#define	B2R2BLT_AQ1_STAInst_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ1_STAInst_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ1_STAMask		(0xffffffff)
#define	B2R2BLT_AQ1_STATestMask		(0xffffffff)
#define	B2R2BLT_AQ1_STAInitialValue	(0x0)
#define	B2R2BLT_AQ1_STAAccessType	(RO)
#define	B2R2BLT_AQ1_STA			(0xa6c)

/* - BLT_AQ2_CTL */
#define	B2R2BLT_AQ2_CTLQueue_en		(0x80000000)
#define	B2R2BLT_AQ2_CTLEvent_behav	(0x7000000)
#define	B2R2BLT_AQ2_CTLEvent_behavShift	(0x18)
#define	B2R2BLT_AQ2_CTLIRQ_mask		(0xf00000)
#define	B2R2BLT_AQ2_CTLIRQ_maskShift	(0x14)
#define	B2R2BLT_AQ2_CTLPriority		(0x3)
#define	B2R2BLT_AQ2_CTLPriorityShift	(0x0)
#define	B2R2BLT_AQ2_CTLMask		(0x87f00003)
#define	B2R2BLT_AQ2_CTLTestMask		(0x87f00003)
#define	B2R2BLT_AQ2_CTLInitialValue	(0x0)
#define	B2R2BLT_AQ2_CTLAccessType	(INITIAL_TEST)
#define	B2R2BLT_AQ2_CTL			(0xa70)

/* - BLT_AQ2_IP */
#define	B2R2BLT_AQ2_IPInst_bank_num	(0xfc000000)
#define	B2R2BLT_AQ2_IPInst_bank_numShift	(0x1a)
#define	B2R2BLT_AQ2_IPinst_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ2_IPinst_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ2_IPMask		(0xffffffff)
#define	B2R2BLT_AQ2_IPTestMask		(0xffffffff)
#define	B2R2BLT_AQ2_IPInitialValue	(0x0)
#define	B2R2BLT_AQ2_IPAccessType	(RW)
#define	B2R2BLT_AQ2_IP			(0xa74)

/* - BLT_AQ2_LNA */
#define	B2R2BLT_AQ2_LNALna_bank_num	(0xfc000000)
#define	B2R2BLT_AQ2_LNALna_bank_numShift	(0x1a)
#define	B2R2BLT_AQ2_LNALna_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ2_LNALna_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ2_LNAMask		(0xffffffff)
#define	B2R2BLT_AQ2_LNATestMask		(0xffffffff)
#define	B2R2BLT_AQ2_LNAInitialValue	(0x0)
#define	B2R2BLT_AQ2_LNAAccessType	(RW)
#define	B2R2BLT_AQ2_LNA			(0xa78)

/* - BLT_AQ2_STA */
#define	B2R2BLT_AQ2_STAInst_bank_num	(0xfc000000)
#define	B2R2BLT_AQ2_STAInst_bank_numShift	(0x1a)
#define	B2R2BLT_AQ2_STAInst_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ2_STAInst_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ2_STAMask		(0xffffffff)
#define	B2R2BLT_AQ2_STATestMask		(0xffffffff)
#define	B2R2BLT_AQ2_STAInitialValue	(0x0)
#define	B2R2BLT_AQ2_STAAccessType	(RO)
#define	B2R2BLT_AQ2_STA			(0xa7c)

/* - BLT_AQ3_CTL */
#define	B2R2BLT_AQ3_CTLQueue_en		(0x80000000)
#define	B2R2BLT_AQ3_CTLEvent_behav	(0x7000000)
#define	B2R2BLT_AQ3_CTLEvent_behavShift	(0x18)
#define	B2R2BLT_AQ3_CTLIRQ_mask		(0xf00000)
#define	B2R2BLT_AQ3_CTLIRQ_maskShift	(0x14)
#define	B2R2BLT_AQ3_CTLPriority		(0x3)
#define	B2R2BLT_AQ3_CTLPriorityShift	(0x0)
#define	B2R2BLT_AQ3_CTLMask		(0x87f00003)
#define	B2R2BLT_AQ3_CTLTestMask		(0x87f00003)
#define	B2R2BLT_AQ3_CTLInitialValue	(0x0)
#define	B2R2BLT_AQ3_CTLAccessType	(NO_TEST)
#define	B2R2BLT_AQ3_CTL			(0xa80)

/* - BLT_AQ3_IP */
#define	B2R2BLT_AQ3_IPInst_bank_num	(0xfc000000)
#define	B2R2BLT_AQ3_IPInst_bank_numShift	(0x1a)
#define	B2R2BLT_AQ3_IPinst_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ3_IPinst_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ3_IPMask		(0xffffffff)
#define	B2R2BLT_AQ3_IPTestMask		(0xffffffff)
#define	B2R2BLT_AQ3_IPInitialValue	(0x0)
#define	B2R2BLT_AQ3_IPAccessType	(RW)
#define	B2R2BLT_AQ3_IP			(0xa84)

/* - BLT_AQ3_LNA */
#define	B2R2BLT_AQ3_LNALna_bank_num	(0xfc000000)
#define	B2R2BLT_AQ3_LNALna_bank_numShift	(0x1a)
#define	B2R2BLT_AQ3_LNALna_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ3_LNALna_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ3_LNAMask		(0xffffffff)
#define	B2R2BLT_AQ3_LNATestMask		(0xffffffff)
#define	B2R2BLT_AQ3_LNAInitialValue	(0x0)
#define	B2R2BLT_AQ3_LNAAccessType	(RW)
#define	B2R2BLT_AQ3_LNA			(0xa88)

/* - BLT_AQ3_STA */
#define	B2R2BLT_AQ3_STAInst_bank_num	(0xfc000000)
#define	B2R2BLT_AQ3_STAInst_bank_numShift	(0x1a)
#define	B2R2BLT_AQ3_STAInst_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ3_STAInst_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ3_STAMask		(0xffffffff)
#define	B2R2BLT_AQ3_STATestMask		(0xffffffff)
#define	B2R2BLT_AQ3_STAInitialValue	(0x0)
#define	B2R2BLT_AQ3_STAAccessType	(RO)
#define	B2R2BLT_AQ3_STA			(0xa8c)

/* - BLT_AQ4_CTL */
#define	B2R2BLT_AQ4_CTLQueue_en		(0x80000000)
#define	B2R2BLT_AQ4_CTLEvent_behav	(0x7000000)
#define	B2R2BLT_AQ4_CTLEvent_behavShift	(0x18)
#define	B2R2BLT_AQ4_CTLIRQ_mask		(0xf00000)
#define	B2R2BLT_AQ4_CTLIRQ_maskShift	(0x14)
#define	B2R2BLT_AQ4_CTLPriority		(0x3)
#define	B2R2BLT_AQ4_CTLPriorityShift	(0x0)
#define	B2R2BLT_AQ4_CTLMask		(0x87f00003)
#define	B2R2BLT_AQ4_CTLTestMask		(0x87f00003)
#define	B2R2BLT_AQ4_CTLInitialValue	(0x0)
#define	B2R2BLT_AQ4_CTLAccessType	(NO_TEST)
#define	B2R2BLT_AQ4_CTL			(0xa90)

/* - BLT_AQ4_IP */
#define	B2R2BLT_AQ4_IPInst_bank_num	(0xfc000000)
#define	B2R2BLT_AQ4_IPInst_bank_numShift	(0x1a)
#define	B2R2BLT_AQ4_IPinst_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ4_IPinst_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ4_IPMask		(0xffffffff)
#define	B2R2BLT_AQ4_IPTestMask		(0xffffffff)
#define	B2R2BLT_AQ4_IPInitialValue	(0x0)
#define	B2R2BLT_AQ4_IPAccessType	(RW)
#define	B2R2BLT_AQ4_IP			(0xa94)

/* - BLT_AQ4_LNA */
#define	B2R2BLT_AQ4_LNALna_bank_num	(0xfc000000)
#define	B2R2BLT_AQ4_LNALna_bank_numShift	(0x1a)
#define	B2R2BLT_AQ4_LNALna_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ4_LNALna_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ4_LNAMask		(0xffffffff)
#define	B2R2BLT_AQ4_LNATestMask		(0xffffffff)
#define	B2R2BLT_AQ4_LNAInitialValue	(0x0)
#define	B2R2BLT_AQ4_LNAAccessType	(RW)
#define	B2R2BLT_AQ4_LNA			(0xa98)

/* - BLT_AQ4_STA */
#define	B2R2BLT_AQ4_STAInst_bank_num	(0xfc000000)
#define	B2R2BLT_AQ4_STAInst_bank_numShift	(0x1a)
#define	B2R2BLT_AQ4_STAInst_Memory_address	(0x3ffffff)
#define	B2R2BLT_AQ4_STAInst_Memory_addressShift	(0x0)
#define	B2R2BLT_AQ4_STAMask		(0xffffffff)
#define	B2R2BLT_AQ4_STATestMask		(0xffffffff)
#define	B2R2BLT_AQ4_STAInitialValue	(0x0)
#define	B2R2BLT_AQ4_STAAccessType	(RO)
#define	B2R2BLT_AQ4_STA			(0xa9c)

/* - BLT_SSBA9 */
#define	B2R2BLT_SSBA9SSBA9_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA9SSBA9_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA9SSBA9_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA9SSBA9_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA9Mask		(0xffffffff)
#define	B2R2BLT_SSBA9TestMask		(0xffffffff)
#define	B2R2BLT_SSBA9InitialValue	(0x0)
#define	B2R2BLT_SSBA9AccessType		(RW)
#define	B2R2BLT_SSBA9			(0xaa0)

/* - BLT_SSBA10 */
#define	B2R2BLT_SSBA10SSBA10_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA10SSBA10_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA10SSBA10_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA10SSBA10_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA10Mask		(0xffffffff)
#define	B2R2BLT_SSBA10TestMask		(0xffffffff)
#define	B2R2BLT_SSBA10InitialValue	(0x0)
#define	B2R2BLT_SSBA10AccessType	(RW)
#define	B2R2BLT_SSBA10			(0xaa4)

/* - BLT_SSBA11 */
#define	B2R2BLT_SSBA11SSBA11_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA11SSBA11_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA11SSBA11_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA11SSBA11_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA11Mask		(0xffffffff)
#define	B2R2BLT_SSBA11TestMask		(0xffffffff)
#define	B2R2BLT_SSBA11InitialValue	(0x0)
#define	B2R2BLT_SSBA11AccessType	(RW)
#define	B2R2BLT_SSBA11			(0xaa8)

/* - BLT_SSBA12 */
#define	B2R2BLT_SSBA12SSBA12_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA12SSBA12_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA12SSBA12_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA12SSBA12_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA12Mask		(0xffffffff)
#define	B2R2BLT_SSBA12TestMask		(0xffffffff)
#define	B2R2BLT_SSBA12InitialValue	(0x0)
#define	B2R2BLT_SSBA12AccessType	(RW)
#define	B2R2BLT_SSBA12			(0xaac)

/* - BLT_SSBA13 */
#define	B2R2BLT_SSBA13SSBA13_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA13SSBA13_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA13SSBA13_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA13SSBA13_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA13Mask		(0xffffffff)
#define	B2R2BLT_SSBA13TestMask		(0xffffffff)
#define	B2R2BLT_SSBA13InitialValue	(0x0)
#define	B2R2BLT_SSBA13AccessType	(RW)
#define	B2R2BLT_SSBA13			(0xab0)

/* - BLT_SSBA14 */
#define	B2R2BLT_SSBA14SSBA14_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA14SSBA14_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA14SSBA14_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA14SSBA14_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA14Mask		(0xffffffff)
#define	B2R2BLT_SSBA14TestMask		(0xffffffff)
#define	B2R2BLT_SSBA14InitialValue	(0x0)
#define	B2R2BLT_SSBA14AccessType	(RW)
#define	B2R2BLT_SSBA14			(0xab4)

/* - BLT_SSBA15 */
#define	B2R2BLT_SSBA15SSBA15_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA15SSBA15_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA15SSBA15_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA15SSBA15_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA15Mask		(0xffffffff)
#define	B2R2BLT_SSBA15TestMask		(0xffffffff)
#define	B2R2BLT_SSBA15InitialValue	(0x0)
#define	B2R2BLT_SSBA15AccessType	(RW)
#define	B2R2BLT_SSBA15			(0xab8)

/* - BLT_SSBA16 */
#define	B2R2BLT_SSBA16SSBA16_bank_num	(0xfc000000)
#define	B2R2BLT_SSBA16SSBA16_bank_numShift	(0x1a)
#define	B2R2BLT_SSBA16SSBA16_MEMORY_ADDRESS	(0x3ffffff)
#define	B2R2BLT_SSBA16SSBA16_MEMORY_ADDRESSShift	(0x0)
#define	B2R2BLT_SSBA16Mask		(0xffffffff)
#define	B2R2BLT_SSBA16TestMask		(0xffffffff)
#define	B2R2BLT_SSBA16InitialValue	(0x0)
#define	B2R2BLT_SSBA16AccessType	(RW)
#define	B2R2BLT_SSBA16			(0xabc)

/* - BLT_SGA1 */
#define	B2R2BLT_SGA1Alpha4		(0xff000000)
#define	B2R2BLT_SGA1Alpha4Shift		(0x18)
#define	B2R2BLT_SGA1Alpha3		(0xff0000)
#define	B2R2BLT_SGA1Alpha3Shift		(0x10)
#define	B2R2BLT_SGA1Alpha2		(0xff00)
#define	B2R2BLT_SGA1Alpha2Shift		(0x8)
#define	B2R2BLT_SGA1Alpha1		(0xff)
#define	B2R2BLT_SGA1Alpha1Shift		(0x0)
#define	B2R2BLT_SGA1Mask		(0xffffffff)
#define	B2R2BLT_SGA1TestMask		(0xffffffff)
#define	B2R2BLT_SGA1InitialValue	(0x80808080)
#define	B2R2BLT_SGA1AccessType		(RW)
#define	B2R2BLT_SGA1			(0xac0)

/* - BLT_SGA2 */
#define	B2R2BLT_SGA2Alpha8		(0xff000000)
#define	B2R2BLT_SGA2Alpha8Shift		(0x18)
#define	B2R2BLT_SGA2Alpha7		(0xff0000)
#define	B2R2BLT_SGA2Alpha7Shift		(0x10)
#define	B2R2BLT_SGA2Alpha6		(0xff00)
#define	B2R2BLT_SGA2Alpha6Shift		(0x8)
#define	B2R2BLT_SGA2Alpha5		(0xff)
#define	B2R2BLT_SGA2Alpha5Shift		(0x0)
#define	B2R2BLT_SGA2Mask		(0xffffffff)
#define	B2R2BLT_SGA2TestMask		(0xffffffff)
#define	B2R2BLT_SGA2InitialValue	(0x80808080)
#define	B2R2BLT_SGA2AccessType		(RW)
#define	B2R2BLT_SGA2			(0xac4)

/* - BLT_ITM0 */
#define	B2R2BLT_ITM0b31			(0x80000000)
#define	B2R2BLT_ITM0b27			(0x8000000)
#define	B2R2BLT_ITM0b26			(0x4000000)
#define	B2R2BLT_ITM0b25			(0x2000000)
#define	B2R2BLT_ITM0b24			(0x1000000)
#define	B2R2BLT_ITM0b23			(0x800000)
#define	B2R2BLT_ITM0b22			(0x400000)
#define	B2R2BLT_ITM0b21			(0x200000)
#define	B2R2BLT_ITM0b20			(0x100000)
#define	B2R2BLT_ITM0b19			(0x80000)
#define	B2R2BLT_ITM0b18			(0x40000)
#define	B2R2BLT_ITM0b17			(0x20000)
#define	B2R2BLT_ITM0b16			(0x10000)
#define	B2R2BLT_ITM0b15			(0x8000)
#define	B2R2BLT_ITM0b14			(0x4000)
#define	B2R2BLT_ITM0b13			(0x2000)
#define	B2R2BLT_ITM0b12			(0x1000)
#define	B2R2BLT_ITM0b7			(0x80)
#define	B2R2BLT_ITM0b6			(0x40)
#define	B2R2BLT_ITM0b5			(0x20)
#define	B2R2BLT_ITM0b4			(0x10)
#define	B2R2BLT_ITM0b3			(0x8)
#define	B2R2BLT_ITM0b2			(0x4)
#define	B2R2BLT_ITM0b1			(0x2)
#define	B2R2BLT_ITM0b0			(0x1)
#define	B2R2BLT_ITM0Mask		(0x8ffff0ff)
#define	B2R2BLT_ITM0TestMask		(0x8ffff0ff)
#define	B2R2BLT_ITM0InitialValue	(0x0)
#define	B2R2BLT_ITM0AccessType		(RW)
#define	B2R2BLT_ITM0			(0xad0)

/* - BLT_ITM1 */
#define	B2R2BLT_ITM1b31			(0x80000000)
#define	B2R2BLT_ITM1b27			(0x8000000)
#define	B2R2BLT_ITM1b26			(0x4000000)
#define	B2R2BLT_ITM1b25			(0x2000000)
#define	B2R2BLT_ITM1b24			(0x1000000)
#define	B2R2BLT_ITM1b23			(0x800000)
#define	B2R2BLT_ITM1b22			(0x400000)
#define	B2R2BLT_ITM1b21			(0x200000)
#define	B2R2BLT_ITM1b20			(0x100000)
#define	B2R2BLT_ITM1b19			(0x80000)
#define	B2R2BLT_ITM1b18			(0x40000)
#define	B2R2BLT_ITM1b17			(0x20000)
#define	B2R2BLT_ITM1b16			(0x10000)
#define	B2R2BLT_ITM1b15			(0x8000)
#define	B2R2BLT_ITM1b14			(0x4000)
#define	B2R2BLT_ITM1b13			(0x2000)
#define	B2R2BLT_ITM1b12			(0x1000)
#define	B2R2BLT_ITM1b7			(0x80)
#define	B2R2BLT_ITM1b6			(0x40)
#define	B2R2BLT_ITM1b5			(0x20)
#define	B2R2BLT_ITM1b4			(0x10)
#define	B2R2BLT_ITM1b3			(0x8)
#define	B2R2BLT_ITM1b2			(0x4)
#define	B2R2BLT_ITM1b1			(0x2)
#define	B2R2BLT_ITM1b0			(0x1)
#define	B2R2BLT_ITM1Mask		(0x8ffff0ff)
#define	B2R2BLT_ITM1TestMask		(0x8ffff0ff)
#define	B2R2BLT_ITM1InitialValue	(0x0)
#define	B2R2BLT_ITM1AccessType		(RW)
#define	B2R2BLT_ITM1			(0xad4)

/* - BLT_ITM2 */
#define	B2R2BLT_ITM2b31			(0x80000000)
#define	B2R2BLT_ITM2b27			(0x8000000)
#define	B2R2BLT_ITM2b26			(0x4000000)
#define	B2R2BLT_ITM2b25			(0x2000000)
#define	B2R2BLT_ITM2b24			(0x1000000)
#define	B2R2BLT_ITM2b23			(0x800000)
#define	B2R2BLT_ITM2b22			(0x400000)
#define	B2R2BLT_ITM2b21			(0x200000)
#define	B2R2BLT_ITM2b20			(0x100000)
#define	B2R2BLT_ITM2b19			(0x80000)
#define	B2R2BLT_ITM2b18			(0x40000)
#define	B2R2BLT_ITM2b17			(0x20000)
#define	B2R2BLT_ITM2b16			(0x10000)
#define	B2R2BLT_ITM2b15			(0x8000)
#define	B2R2BLT_ITM2b14			(0x4000)
#define	B2R2BLT_ITM2b13			(0x2000)
#define	B2R2BLT_ITM2b12			(0x1000)
#define	B2R2BLT_ITM2b7			(0x80)
#define	B2R2BLT_ITM2b6			(0x40)
#define	B2R2BLT_ITM2b5			(0x20)
#define	B2R2BLT_ITM2b4			(0x10)
#define	B2R2BLT_ITM2b3			(0x8)
#define	B2R2BLT_ITM2b2			(0x4)
#define	B2R2BLT_ITM2b1			(0x2)
#define	B2R2BLT_ITM2b0			(0x1)
#define	B2R2BLT_ITM2Mask		(0x8ffff0ff)
#define	B2R2BLT_ITM2TestMask		(0x8ffff0ff)
#define	B2R2BLT_ITM2InitialValue	(0x0)
#define	B2R2BLT_ITM2AccessType		(RW)
#define	B2R2BLT_ITM2			(0xad8)

/* - BLT_ITM3 */
#define	B2R2BLT_ITM3b31			(0x80000000)
#define	B2R2BLT_ITM3b27			(0x8000000)
#define	B2R2BLT_ITM3b26			(0x4000000)
#define	B2R2BLT_ITM3b25			(0x2000000)
#define	B2R2BLT_ITM3b24			(0x1000000)
#define	B2R2BLT_ITM3b23			(0x800000)
#define	B2R2BLT_ITM3b22			(0x400000)
#define	B2R2BLT_ITM3b21			(0x200000)
#define	B2R2BLT_ITM3b20			(0x100000)
#define	B2R2BLT_ITM3b19			(0x80000)
#define	B2R2BLT_ITM3b18			(0x40000)
#define	B2R2BLT_ITM3b17			(0x20000)
#define	B2R2BLT_ITM3b16			(0x10000)
#define	B2R2BLT_ITM3b15			(0x8000)
#define	B2R2BLT_ITM3b14			(0x4000)
#define	B2R2BLT_ITM3b13			(0x2000)
#define	B2R2BLT_ITM3b12			(0x1000)
#define	B2R2BLT_ITM3b7			(0x80)
#define	B2R2BLT_ITM3b6			(0x40)
#define	B2R2BLT_ITM3b5			(0x20)
#define	B2R2BLT_ITM3b4			(0x10)
#define	B2R2BLT_ITM3b3			(0x8)
#define	B2R2BLT_ITM3b2			(0x4)
#define	B2R2BLT_ITM3b1			(0x2)
#define	B2R2BLT_ITM3b0			(0x1)
#define	B2R2BLT_ITM3Mask		(0x8ffff0ff)
#define	B2R2BLT_ITM3TestMask		(0x8ffff0ff)
#define	B2R2BLT_ITM3InitialValue	(0x0)
#define	B2R2BLT_ITM3AccessType		(RW)
#define	B2R2BLT_ITM3			(0xadc)

/* - BLT_DFV2 */
#define	B2R2BLT_DFV2DFV2_Mode_En	(0x80000000)
#define	B2R2BLT_DFV2DFV2_Vsync		(0x40000000)
#define	B2R2BLT_DFV2DFV2_ntop_bot	(0x20000000)
#define	B2R2BLT_DFV2DFV2_req		(0x10000000)
#define	B2R2BLT_DFV2DFV2_Line_count	(0xfff)
#define	B2R2BLT_DFV2DFV2_Line_countShift	(0x0)
#define	B2R2BLT_DFV2Mask		(0xf0000fff)
#define	B2R2BLT_DFV2TestMask		(0xf0000fff)
#define	B2R2BLT_DFV2InitialValue	(0x0)
#define	B2R2BLT_DFV2AccessType		(NO_TEST)
#define	B2R2BLT_DFV2			(0xaf0)

/* - BLT_DFV1 */
#define	B2R2BLT_DFV1DFV1_Mode_En	(0x80000000)
#define	B2R2BLT_DFV1DFV1_Vsync		(0x40000000)
#define	B2R2BLT_DFV1DFV1_ntop_bot	(0x20000000)
#define	B2R2BLT_DFV1DFV1_req		(0x10000000)
#define	B2R2BLT_DFV1DFV1_GPO		(0x1000000)
#define	B2R2BLT_DFV1DFV1_CQ2_IT		(0x200000)
#define	B2R2BLT_DFV1DFV1_CQ1_IT		(0x100000)
#define	B2R2BLT_DFV1DFV1_AQ4_IT		(0x80000)
#define	B2R2BLT_DFV1DFV1_AQ3_IT		(0x40000)
#define	B2R2BLT_DFV1DFV1_AQ2_IT		(0x20000)
#define	B2R2BLT_DFV1DFV1_AQ1_IT		(0x10000)
#define	B2R2BLT_DFV1DFV1_ITM3_IT	(0x8000)
#define	B2R2BLT_DFV1DFV1_ITM2_IT	(0x4000)
#define	B2R2BLT_DFV1DFV1_ITM1_IT	(0x2000)
#define	B2R2BLT_DFV1DFV1_ITM0_IT	(0x1000)
#define	B2R2BLT_DFV1DFV1_Line_count	(0xfff)
#define	B2R2BLT_DFV1DFV1_Line_countShift	(0x0)
#define	B2R2BLT_DFV1Mask		(0xf13fffff)
#define	B2R2BLT_DFV1TestMask		(0xffffffff)
#define	B2R2BLT_DFV1InitialValue	(0x0)
#define	B2R2BLT_DFV1AccessType		(NO_TEST)
#define	B2R2BLT_DFV1			(0xaf4)

/* - BLT_PRI */
#define	B2R2BLT_PRIAQ4_prio		(0xf000000)
#define	B2R2BLT_PRIAQ4_prioShift	(0x18)
#define	B2R2BLT_PRIAQ3_prio		(0xf00000)
#define	B2R2BLT_PRIAQ3_prioShift	(0x14)
#define	B2R2BLT_PRIAQ2_prio		(0xf0000)
#define	B2R2BLT_PRIAQ2_prioShift	(0x10)
#define	B2R2BLT_PRIAQ1_prio		(0xf000)
#define	B2R2BLT_PRIAQ1_prioShift	(0xc)
#define	B2R2BLT_PRICQ2_prio		(0xf0)
#define	B2R2BLT_PRICQ2_prioShift	(0x4)
#define	B2R2BLT_PRICQ1_prio		(0xf)
#define	B2R2BLT_PRICQ1_prioShift	(0x0)
#define	B2R2BLT_PRIMask			(0xffff0ff)
#define	B2R2BLT_PRITestMask		(0xfffffff)
#define	B2R2BLT_PRIInitialValue		(0x0)
#define	B2R2BLT_PRIAccessType		(INITIAL_TEST)
#define	B2R2BLT_PRI			(0xaf8)

/* - PLUGS1_OP2 */
#define	B2R2PLUGS1_OP2Max_opcode	(0x7)
#define	B2R2PLUGS1_OP2Max_opcodeShift	(0x0)
#define	B2R2PLUGS1_OP2Mask		(0x7)
#define	B2R2PLUGS1_OP2TestMask		(0x7)
#define	B2R2PLUGS1_OP2InitialValue	(0x0)
#define	B2R2PLUGS1_OP2AccessType	(RW)
#define	B2R2PLUGS1_OP2			(0xb04)

/* - PLUGS1_CHZ */
#define	B2R2PLUGS1_CHZChunk_size	(0x7)
#define	B2R2PLUGS1_CHZChunk_sizeShift	(0x0)
#define	B2R2PLUGS1_CHZMask		(0x7)
#define	B2R2PLUGS1_CHZTestMask		(0x7)
#define	B2R2PLUGS1_CHZInitialValue	(0x0)
#define	B2R2PLUGS1_CHZAccessType	(RW)
#define	B2R2PLUGS1_CHZ			(0xb08)

/* - PLUGS1_MSZ */
#define	B2R2PLUGS1_MSZMinSpaceBetweenReq	(0xffff0000)
#define	B2R2PLUGS1_MSZMinSpaceBetweenReqShift	(0x10)
#define	B2R2PLUGS1_MSZMessage_Size	(0x7)
#define	B2R2PLUGS1_MSZMessage_SizeShift	(0x0)
#define	B2R2PLUGS1_MSZMask		(0xffff0007)
#define	B2R2PLUGS1_MSZTestMask		(0xffff0007)
#define	B2R2PLUGS1_MSZInitialValue	(0x0)
#define	B2R2PLUGS1_MSZAccessType	(RW)
#define	B2R2PLUGS1_MSZ			(0xb0c)

/* - PLUGS1_PGZ */
#define	B2R2PLUGS1_PGZPage_size		(0xf)
#define	B2R2PLUGS1_PGZPage_sizeShift	(0x0)
#define	B2R2PLUGS1_PGZMask		(0xf)
#define	B2R2PLUGS1_PGZTestMask		(0xf)
#define	B2R2PLUGS1_PGZInitialValue	(0x0)
#define	B2R2PLUGS1_PGZAccessType	(RW)
#define	B2R2PLUGS1_PGZ			(0xb10)

/* - PLUGS2_OP2 */
#define	B2R2PLUGS2_OP2Max_opcode	(0x7)
#define	B2R2PLUGS2_OP2Max_opcodeShift	(0x0)
#define	B2R2PLUGS2_OP2Mask		(0x7)
#define	B2R2PLUGS2_OP2TestMask		(0x7)
#define	B2R2PLUGS2_OP2InitialValue	(0x0)
#define	B2R2PLUGS2_OP2AccessType	(RW)
#define	B2R2PLUGS2_OP2			(0xb24)

/* - PLUGS2_CHZ */
#define	B2R2PLUGS2_CHZChunk_size	(0x7)
#define	B2R2PLUGS2_CHZChunk_sizeShift	(0x0)
#define	B2R2PLUGS2_CHZMask		(0x7)
#define	B2R2PLUGS2_CHZTestMask		(0x7)
#define	B2R2PLUGS2_CHZInitialValue	(0x0)
#define	B2R2PLUGS2_CHZAccessType	(RW)
#define	B2R2PLUGS2_CHZ			(0xb28)

/* - PLUGS2_MSZ */
#define	B2R2PLUGS2_MSZMinSpaceBetweenReq	(0xffff0000)
#define	B2R2PLUGS2_MSZMinSpaceBetweenReqShift	(0x10)
#define	B2R2PLUGS2_MSZMessage_Size	(0x7)
#define	B2R2PLUGS2_MSZMessage_SizeShift	(0x0)
#define	B2R2PLUGS2_MSZMask		(0xffff0007)
#define	B2R2PLUGS2_MSZTestMask		(0xffff0007)
#define	B2R2PLUGS2_MSZInitialValue	(0x0)
#define	B2R2PLUGS2_MSZAccessType	(RW)
#define	B2R2PLUGS2_MSZ			(0xb2c)

/* - PLUGS2_PGZ */
#define	B2R2PLUGS2_PGZPage_size		(0xf)
#define	B2R2PLUGS2_PGZPage_sizeShift	(0x0)
#define	B2R2PLUGS2_PGZMask		(0xf)
#define	B2R2PLUGS2_PGZTestMask		(0xf)
#define	B2R2PLUGS2_PGZInitialValue	(0x0)
#define	B2R2PLUGS2_PGZAccessType	(RW)
#define	B2R2PLUGS2_PGZ			(0xb30)

/* - PLUGS3_OP2 */
#define	B2R2PLUGS3_OP2Max_opcode	(0x7)
#define	B2R2PLUGS3_OP2Max_opcodeShift	(0x0)
#define	B2R2PLUGS3_OP2Mask		(0x7)
#define	B2R2PLUGS3_OP2TestMask		(0x7)
#define	B2R2PLUGS3_OP2InitialValue	(0x0)
#define	B2R2PLUGS3_OP2AccessType	(RW)
#define	B2R2PLUGS3_OP2			(0xb44)

/* - PLUGS3_CHZ */
#define	B2R2PLUGS3_CHZChunk_size	(0x7)
#define	B2R2PLUGS3_CHZChunk_sizeShift	(0x0)
#define	B2R2PLUGS3_CHZMask		(0x7)
#define	B2R2PLUGS3_CHZTestMask		(0x7)
#define	B2R2PLUGS3_CHZInitialValue	(0x0)
#define	B2R2PLUGS3_CHZAccessType	(RW)
#define	B2R2PLUGS3_CHZ			(0xb48)

/* - PLUGS3_MSZ */
#define	B2R2PLUGS3_MSZMinSpaceBetweenReq	(0xffff0000)
#define	B2R2PLUGS3_MSZMinSpaceBetweenReqShift	(0x10)
#define	B2R2PLUGS3_MSZMessage_Size	(0x7)
#define	B2R2PLUGS3_MSZMessage_SizeShift	(0x0)
#define	B2R2PLUGS3_MSZMask		(0xffff0007)
#define	B2R2PLUGS3_MSZTestMask		(0xffff0007)
#define	B2R2PLUGS3_MSZInitialValue	(0x0)
#define	B2R2PLUGS3_MSZAccessType	(RW)
#define	B2R2PLUGS3_MSZ			(0xb4c)

/* - PLUGS3_PGZ */
#define	B2R2PLUGS3_PGZPage_size		(0xf)
#define	B2R2PLUGS3_PGZPage_sizeShift	(0x0)
#define	B2R2PLUGS3_PGZMask		(0xf)
#define	B2R2PLUGS3_PGZTestMask		(0xf)
#define	B2R2PLUGS3_PGZInitialValue	(0x0)
#define	B2R2PLUGS3_PGZAccessType	(RW)
#define	B2R2PLUGS3_PGZ			(0xb50)

/* - PLUGT_OP2 */
#define	B2R2PLUGT_OP2Max_code		(0x7)
#define	B2R2PLUGT_OP2Max_codeShift	(0x0)
#define	B2R2PLUGT_OP2Mask		(0x7)
#define	B2R2PLUGT_OP2TestMask		(0x7)
#define	B2R2PLUGT_OP2InitialValue	(0x0)
#define	B2R2PLUGT_OP2AccessType		(RW)
#define	B2R2PLUGT_OP2			(0xb84)

/* - PLUGT_CHZ */
#define	B2R2PLUGT_CHZChunk_size		(0x7)
#define	B2R2PLUGT_CHZChunk_sizeShift	(0x0)
#define	B2R2PLUGT_CHZMask		(0x7)
#define	B2R2PLUGT_CHZTestMask		(0x7)
#define	B2R2PLUGT_CHZInitialValue	(0x0)
#define	B2R2PLUGT_CHZAccessType		(RW)
#define	B2R2PLUGT_CHZ			(0xb88)

/* - PLUGT_MSZ */
#define	B2R2PLUGT_MSZMinSpaceBetweenReq	(0xffff0000)
#define	B2R2PLUGT_MSZMinSpaceBetweenReqShift	(0x10)
#define	B2R2PLUGT_MSZMessage_size	(0x7)
#define	B2R2PLUGT_MSZMessage_sizeShift	(0x0)
#define	B2R2PLUGT_MSZMask		(0xffff0007)
#define	B2R2PLUGT_MSZTestMask		(0xffff0007)
#define	B2R2PLUGT_MSZInitialValue	(0x0)
#define	B2R2PLUGT_MSZAccessType		(RW)
#define	B2R2PLUGT_MSZ			(0xb8c)

/* - PLUGT_PGZ */
#define	B2R2PLUGT_PGZPage_size		(0xf)
#define	B2R2PLUGT_PGZPage_sizeShift	(0x0)
#define	B2R2PLUGT_PGZMask		(0xf)
#define	B2R2PLUGT_PGZTestMask		(0xf)
#define	B2R2PLUGT_PGZInitialValue	(0x0)
#define	B2R2PLUGT_PGZAccessType		(RW)
#define	B2R2PLUGT_PGZ			(0xb90)

/* - BLT_NIP */
#define	B2R2BLT_NIPNIP_BANK_NUM		(0xfc000000)
#define	B2R2BLT_NIPNIP_BANK_NUMShift	(0x1a)
#define	B2R2BLT_NIPNIP_MEM_ADDR		(0x3ffffff)
#define	B2R2BLT_NIPNIP_MEM_ADDRShift	(0x0)
#define	B2R2BLT_NIPMask			(0xffffffff)
#define	B2R2BLT_NIPTestMask		(0xffffffff)
#define	B2R2BLT_NIPInitialValue		(0x0)
#define	B2R2BLT_NIPAccessType		(INITIAL_TEST)
#define	B2R2BLT_NIP			(0xc00)

/* - BLT_CIC */
#define	B2R2BLT_CICGroup18		(0x40000)
#define	B2R2BLT_CICGroup17		(0x20000)
#define	B2R2BLT_CICGroup16		(0x10000)
#define	B2R2BLT_CICGroup15		(0x8000)
#define	B2R2BLT_CICGroup14		(0x4000)
#define	B2R2BLT_CICGroup13		(0x2000)
#define	B2R2BLT_CICGroup12		(0x1000)
#define	B2R2BLT_CICGroup11		(0x800)
#define	B2R2BLT_CICGroup10		(0x400)
#define	B2R2BLT_CICGroup9		(0x200)
#define	B2R2BLT_CICGroup8		(0x100)
#define	B2R2BLT_CICGroup7		(0x80)
#define	B2R2BLT_CICGroup6		(0x40)
#define	B2R2BLT_CICGroup5		(0x20)
#define	B2R2BLT_CICGroup4		(0x10)
#define	B2R2BLT_CICGroup3		(0x8)
#define	B2R2BLT_CICGroup2		(0x4)
#define	B2R2BLT_CICMask			(0x7fffc)
#define	B2R2BLT_CICTestMask		(0x7fffc)
#define	B2R2BLT_CICInitialValue		(0x0)
#define	B2R2BLT_CICAccessType		(INITIAL_TEST)
#define	B2R2BLT_CIC			(0xc04)

/* - BLT_INS */
#define	B2R2BLT_INSBlitCompIRQ		(0x80000000)
#define	B2R2BLT_INSPace_down		(0x40000000)
#define	B2R2BLT_INSROTATION		(0x40000)
#define	B2R2BLT_INSVC1R			(0x20000)
#define	B2R2BLT_INSDOT			(0x10000)
#define	B2R2BLT_INSXYL			(0x8000)
#define	B2R2BLT_INSPLANE_MASK		(0x4000)
#define	B2R2BLT_INSDEI			(0x2000)
#define	B2R2BLT_INSOVMX			(0x1000)
#define	B2R2BLT_INSCKEY			(0x800)
#define	B2R2BLT_INSRECT_CLIP		(0x400)
#define	B2R2BLT_INSFILCK_FILT		(0x200)
#define	B2R2BLT_INS2DRESCALE		(0x100)
#define	B2R2BLT_INSCLUTOP		(0x80)
#define	B2R2BLT_INSIVMX			(0x40)
#define	B2R2BLT_INSSOURCE3		(0x20)
#define	B2R2BLT_INSSOURCE2		(0x18)
#define	B2R2BLT_INSSOURCE2Shift		(0x3)
#define	B2R2BLT_INSSOURCE1		(0x7)
#define	B2R2BLT_INSSOURCE1Shift		(0x0)
#define	B2R2BLT_INSMask			(0xc007ffff)
#define	B2R2BLT_INSTestMask		(0xc001ffff)
#define	B2R2BLT_INSInitialValue		(0x0)
#define	B2R2BLT_INSAccessType		(INITIAL_TEST)
#define	B2R2BLT_INS			(0xc08)

/* - BLT_ACK */
#define	B2R2BLT_ACKCKEY_SEL		(0xc00000)
#define	B2R2BLT_ACKCKEY_SELShift	(0x16)
#define	B2R2BLT_ACKACK_CKEY		(0x3f0000)
#define	B2R2BLT_ACKACK_CKEYShift	(0x10)
#define	B2R2BLT_ACKGALPHA_ROPID		(0xff00)
#define	B2R2BLT_ACKGALPHA_ROPIDShift	(0x8)
#define	B2R2BLT_ACKSWAP_FG_BG		(0x10)
#define	B2R2BLT_ACKMODE			(0xf)
#define	B2R2BLT_ACKMODEShift		(0x0)
#define	B2R2BLT_ACKMask			(0xffff1f)
#define	B2R2BLT_ACKTestMask		(0xffff1f)
#define	B2R2BLT_ACKInitialValue		(0x0)
#define	B2R2BLT_ACKAccessType		(INITIAL_TEST)
#define	B2R2BLT_ACK			(0xc0c)

/* - BLT_TBA */
#define	B2R2BLT_TBATBA_bank_num		(0xfc000000)
#define	B2R2BLT_TBATBA_bank_numShift	(0x1a)
#define	B2R2BLT_TBATBA_mem_addr		(0x3ffffff)
#define	B2R2BLT_TBATBA_mem_addrShift	(0x0)
#define	B2R2BLT_TBAMask			(0xffffffff)
#define	B2R2BLT_TBATestMask		(0xffffffff)
#define	B2R2BLT_TBAInitialValue		(0x0)
#define	B2R2BLT_TBAAccessType		(INITIAL_TEST)
#define	B2R2BLT_TBA			(0xc10)

/* - BLT_TTY */
#define	B2R2BLT_TTYSecure		(0x80000000)
#define	B2R2BLT_TTYBigNotLittle		(0x40000000)
#define	B2R2BLT_TTYSUBBYTE		(0x10000000)
#define	B2R2BLT_TTYCHROMA_notLUMA	(0x8000000)
#define	B2R2BLT_TTYRGB_ROUND		(0x4000000)
#define	B2R2BLT_TTYVSO			(0x2000000)
#define	B2R2BLT_TTYHSO			(0x1000000)
#define	B2R2BLT_TTYMB_FIELD		(0x800000)
#define	B2R2BLT_TTYALPHA_RANGE		(0x200000)
#define	B2R2BLT_TTYCOLOR_FORM		(0x1f0000)
#define	B2R2BLT_TTYCOLOR_FORMShift	(0x10)
#define	B2R2BLT_TTYPIXMAP_PITCH		(0xffff)
#define	B2R2BLT_TTYPIXMAP_PITCHShift	(0x0)
#define	B2R2BLT_TTYMask			(0xdfbfffff)
#define	B2R2BLT_TTYTestMask		(0xdf7fffff)
#define	B2R2BLT_TTYInitialValue		(0x0)
#define	B2R2BLT_TTYAccessType		(INITIAL_TEST)
#define	B2R2BLT_TTY			(0xc14)

/* - BLT_TXY */
#define	B2R2BLT_TXYYCOORD		(0xffff0000)
#define	B2R2BLT_TXYYCOORDShift		(0x10)
#define	B2R2BLT_TXYXCOORD		(0xffff)
#define	B2R2BLT_TXYXCOORDShift		(0x0)
#define	B2R2BLT_TXYMask			(0xffffffff)
#define	B2R2BLT_TXYTestMask		(0xffffffff)
#define	B2R2BLT_TXYInitialValue		(0x0)
#define	B2R2BLT_TXYAccessType		(INITIAL_TEST)
#define	B2R2BLT_TXY			(0xc18)

/* - BLT_TSZ */
#define	B2R2BLT_TSZWIN_HEIGHT		(0xfff0000)
#define	B2R2BLT_TSZWIN_HEIGHTShift	(0x10)
#define	B2R2BLT_TSZWIN_WIDTH		(0xfff)
#define	B2R2BLT_TSZWIN_WIDTHShift	(0x0)
#define	B2R2BLT_TSZMask			(0xfff0fff)
#define	B2R2BLT_TSZTestMask		(0xfffffff)
#define	B2R2BLT_TSZInitialValue		(0x0)
#define	B2R2BLT_TSZAccessType		(INITIAL_TEST)
#define	B2R2BLT_TSZ			(0xc1c)

/* - BLT_S1CF */
#define	B2R2BLT_S1CFSRC1_COLOR_FILL	(0x0)
#define	B2R2BLT_S1CFSRC1_COLOR_FILLShift	(0x0)
#define	B2R2BLT_S1CFMask		(0x0)
#define	B2R2BLT_S1CFTestMask		(0xffffffff)
#define	B2R2BLT_S1CFInitialValue	(0x0)
#define	B2R2BLT_S1CFAccessType		(INITIAL_TEST)
#define	B2R2BLT_S1CF			(0xc20)

/* - BLT_S2CF */
#define	B2R2BLT_S2CFSRC2_COLOR_FILL	(0x0)
#define	B2R2BLT_S2CFSRC2_COLOR_FILLShift	(0x0)
#define	B2R2BLT_S2CFMask		(0x0)
#define	B2R2BLT_S2CFTestMask		(0xffffffff)
#define	B2R2BLT_S2CFInitialValue	(0x0)
#define	B2R2BLT_S2CFAccessType		(INITIAL_TEST)
#define	B2R2BLT_S2CF			(0xc24)

/* - BLT_S1BA */
#define	B2R2BLT_S1BAS1BA_BANK_NUM	(0xfc000000)
#define	B2R2BLT_S1BAS1BA_BANK_NUMShift	(0x1a)
#define	B2R2BLT_S1BAS1BA_MEM_ADDR	(0x3ffffff)
#define	B2R2BLT_S1BAS1BA_MEM_ADDRShift	(0x0)
#define	B2R2BLT_S1BAMask		(0xffffffff)
#define	B2R2BLT_S1BATestMask		(0xffffffff)
#define	B2R2BLT_S1BAInitialValue	(0x0)
#define	B2R2BLT_S1BAAccessType		(INITIAL_TEST)
#define	B2R2BLT_S1BA			(0xc28)

/* - BLT_S1TY */
#define	B2R2BLT_S1TYSecure		(0x80000000)
#define	B2R2BLT_S1TYBigNotLittle	(0x40000000)
#define	B2R2BLT_S1TYRGB_EXP		(0x20000000)
#define	B2R2BLT_S1TYSUBBYTE		(0x10000000)
#define	B2R2BLT_S1TYROTATION		(0x8000000)
#define	B2R2BLT_S1TYVSO			(0x2000000)
#define	B2R2BLT_S1TYHSO			(0x1000000)
#define	B2R2BLT_S1TYA1_SUBST		(0x400000)
#define	B2R2BLT_S1TYALPHA_RANGE		(0x200000)
#define	B2R2BLT_S1TYCOLOR_FORM		(0x1f0000)
#define	B2R2BLT_S1TYCOLOR_FORMShift	(0x10)
#define	B2R2BLT_S1TYPIXMAP_PITCH	(0xffff)
#define	B2R2BLT_S1TYPIXMAP_PITCHShift	(0x0)
#define	B2R2BLT_S1TYMask		(0xfb7fffff)
#define	B2R2BLT_S1TYTestMask		(0xfb7fffff)
#define	B2R2BLT_S1TYInitialValue	(0x0)
#define	B2R2BLT_S1TYAccessType		(INITIAL_TEST)
#define	B2R2BLT_S1TY			(0xc2c)

/* - BLT_S1XY */
#define	B2R2BLT_S1XYYCOORD		(0xffff0000)
#define	B2R2BLT_S1XYYCOORDShift		(0x10)
#define	B2R2BLT_S1XYXCOORD		(0xffff)
#define	B2R2BLT_S1XYXCOORDShift		(0x0)
#define	B2R2BLT_S1XYMask		(0xffffffff)
#define	B2R2BLT_S1XYTestMask		(0xffffffff)
#define	B2R2BLT_S1XYInitialValue	(0x0)
#define	B2R2BLT_S1XYAccessType		(INITIAL_TEST)
#define	B2R2BLT_S1XY			(0xc30)

/* - BLT_S2BA */
#define	B2R2BLT_S2BAS2BA_BANK_NUM	(0xfc000000)
#define	B2R2BLT_S2BAS2BA_BANK_NUMShift	(0x1a)
#define	B2R2BLT_S2BAS2BA_MEM_ADDR	(0x3ffffff)
#define	B2R2BLT_S2BAS2BA_MEM_ADDRShift	(0x0)
#define	B2R2BLT_S2BAMask		(0xffffffff)
#define	B2R2BLT_S2BATestMask		(0xffffffff)
#define	B2R2BLT_S2BAInitialValue	(0x0)
#define	B2R2BLT_S2BAAccessType		(INITIAL_TEST)
#define	B2R2BLT_S2BA			(0xc38)

/* - BLT_S2TY */
#define	B2R2BLT_S2TYSecure		(0x80000000)
#define	B2R2BLT_S2TYBigNotLittle	(0x40000000)
#define	B2R2BLT_S2TYRGB_EXP		(0x20000000)
#define	B2R2BLT_S2TYSUBBYTE		(0x10000000)
#define	B2R2BLT_S2TYCHROMA_LEFT		(0x4000000)
#define	B2R2BLT_S2TYVSO			(0x2000000)
#define	B2R2BLT_S2TYHSO			(0x1000000)
#define	B2R2BLT_S2TYMB_FIELD		(0x800000)
#define	B2R2BLT_S2TYA1_SUBST		(0x400000)
#define	B2R2BLT_S2TYALPHA_RANGE		(0x200000)
#define	B2R2BLT_S2TYCOLOR_FORM		(0x1f0000)
#define	B2R2BLT_S2TYCOLOR_FORMShift	(0x10)
#define	B2R2BLT_S2TYPIXMAP_PITCH	(0xffff)
#define	B2R2BLT_S2TYPIXMAP_PITCHShift	(0x0)
#define	B2R2BLT_S2TYMask		(0xf7ffffff)
#define	B2R2BLT_S2TYTestMask		(0xf7ffffff)
#define	B2R2BLT_S2TYInitialValue	(0x0)
#define	B2R2BLT_S2TYAccessType		(INITIAL_TEST)
#define	B2R2BLT_S2TY			(0xc3c)

/* - BLT_S2XY */
#define	B2R2BLT_S2XYYCOORD		(0xffff0000)
#define	B2R2BLT_S2XYYCOORDShift		(0x10)
#define	B2R2BLT_S2XYXCOORD		(0xffff)
#define	B2R2BLT_S2XYXCOORDShift		(0x0)
#define	B2R2BLT_S2XYMask		(0xffffffff)
#define	B2R2BLT_S2XYTestMask		(0xffffffff)
#define	B2R2BLT_S2XYInitialValue	(0x0)
#define	B2R2BLT_S2XYAccessType		(INITIAL_TEST)
#define	B2R2BLT_S2XY			(0xc40)

/* - BLT_S2SZ */
#define	B2R2BLT_S2SZSRC2_WIN_HEIGHT	(0xfff0000)
#define	B2R2BLT_S2SZSRC2_WIN_HEIGHTShift	(0x10)
#define	B2R2BLT_S2SZSRC2_WIN_WIDTH	(0xfff)
#define	B2R2BLT_S2SZSRC2_WIN_WIDTHShift	(0x0)
#define	B2R2BLT_S2SZMask		(0xfff0fff)
#define	B2R2BLT_S2SZTestMask		(0xfff0fff)
#define	B2R2BLT_S2SZInitialValue	(0x0)
#define	B2R2BLT_S2SZAccessType		(INITIAL_TEST)
#define	B2R2BLT_S2SZ			(0xc44)

/* - BLT_S2SZ */
#define	B2R2BLT_S2SZSRC2_WIN_HEIGHT	(0xfff0000)
#define	B2R2BLT_S2SZSRC2_WIN_HEIGHTShift	(0x10)
#define	B2R2BLT_S2SZSRC2_WIN_WIDTH	(0xfff)
#define	B2R2BLT_S2SZSRC2_WIN_WIDTHShift	(0x0)
#define	B2R2BLT_S2SZMask		(0xfff0fff)
#define	B2R2BLT_S2SZTestMask		(0xfff0fff)
#define	B2R2BLT_S2SZInitialValue	(0x0)
#define	B2R2BLT_S2SZAccessType		(INITIAL_TEST)
#define	B2R2BLT_S2SZ			(0xc44)

/* - BLT_S3BA */
#define	B2R2BLT_S3BAS3BA_bank_num	(0xfc000000)
#define	B2R2BLT_S3BAS3BA_bank_numShift	(0x1a)
#define	B2R2BLT_S3BAS3BA_MEM_ADDR	(0x3ffffff)
#define	B2R2BLT_S3BAS3BA_MEM_ADDRShift	(0x0)
#define	B2R2BLT_S3BAMask		(0xffffffff)
#define	B2R2BLT_S3BATestMask		(0xffffffff)
#define	B2R2BLT_S3BAInitialValue	(0x0)
#define	B2R2BLT_S3BAAccessType		(INITIAL_TEST)
#define	B2R2BLT_S3BA			(0xc48)

/* - BLT_S3TY */
#define	B2R2BLT_S3TYSecure		(0x80000000)
#define	B2R2BLT_S3TYHSO			(0x2000000)
#define	B2R2BLT_S3TYVSO			(0x1000000)
#define	B2R2BLT_S3TYMB_FIELD		(0x800000)
#define	B2R2BLT_S3TYALPHA_RANGE		(0x200000)
#define	B2R2BLT_S3TYCOLOR_FORM		(0x1f0000)
#define	B2R2BLT_S3TYCOLOR_FORMShift	(0x10)
#define	B2R2BLT_S3TYPIXMAP_PITCH	(0xffff)
#define	B2R2BLT_S3TYPIXMAP_PITCHShift	(0x0)
#define	B2R2BLT_S3TYMask		(0x83bfffff)
#define	B2R2BLT_S3TYTestMask		(0x83bfffff)
#define	B2R2BLT_S3TYInitialValue	(0x0)
#define	B2R2BLT_S3TYAccessType		(INITIAL_TEST)
#define	B2R2BLT_S3TY			(0xc4c)

/* - BLT_S3XY */
#define	B2R2BLT_S3XYYCOORD		(0xffff0000)
#define	B2R2BLT_S3XYYCOORDShift		(0x10)
#define	B2R2BLT_S3XYXCOORD		(0xffff)
#define	B2R2BLT_S3XYXCOORDShift		(0x0)
#define	B2R2BLT_S3XYMask		(0xffffffff)
#define	B2R2BLT_S3XYTestMask		(0xffffffff)
#define	B2R2BLT_S3XYInitialValue	(0x0)
#define	B2R2BLT_S3XYAccessType		(INITIAL_TEST)
#define	B2R2BLT_S3XY			(0xc50)

/* - BLT_S3SZ */
#define	B2R2BLT_S3SZSRC3_WIN_HEIGHT	(0xfff0000)
#define	B2R2BLT_S3SZSRC3_WIN_HEIGHTShift	(0x10)
#define	B2R2BLT_S3SZSRC3_WIN_WIDTH	(0xfff)
#define	B2R2BLT_S3SZSRC3_WIN_WIDTHShift	(0x0)
#define	B2R2BLT_S3SZMask		(0xfff0fff)
#define	B2R2BLT_S3SZTestMask		(0xfff0fff)
#define	B2R2BLT_S3SZInitialValue	(0x0)
#define	B2R2BLT_S3SZAccessType		(INITIAL_TEST)
#define	B2R2BLT_S3SZ			(0xc54)

/* - BLT_CWO */
#define	B2R2BLT_CWOINTNL		(0x8000000)
#define	B2R2BLT_CWOYDO			(0x7ff0000)
#define	B2R2BLT_CWOYDOShift		(0x10)
#define	B2R2BLT_CWOXDO			(0x7fff)
#define	B2R2BLT_CWOXDOShift		(0x0)
#define	B2R2BLT_CWOMask			(0xfff7fff)
#define	B2R2BLT_CWOTestMask		(0xffff0fff)
#define	B2R2BLT_CWOInitialValue		(0x0)
#define	B2R2BLT_CWOAccessType		(INITIAL_TEST)
#define	B2R2BLT_CWO			(0xc58)

/* - BLT_CWS */
#define	B2R2BLT_CWSYDS			(0x7ff0000)
#define	B2R2BLT_CWSYDSShift		(0x10)
#define	B2R2BLT_CWSXDS			(0x7fff)
#define	B2R2BLT_CWSXDSShift		(0x0)
#define	B2R2BLT_CWSMask			(0x7ff7fff)
#define	B2R2BLT_CWSTestMask		(0xfff0fff)
#define	B2R2BLT_CWSInitialValue		(0x0)
#define	B2R2BLT_CWSAccessType		(INITIAL_TEST)
#define	B2R2BLT_CWS			(0xc5c)

/* - BLT_CCO */
#define	B2R2BLT_CCOCLUT_ERRDIFF		(0x780000)
#define	B2R2BLT_CCOCLUT_ERRDIFFShift	(0x13)
#define	B2R2BLT_CCOCLUT_UPDATE		(0x40000)
#define	B2R2BLT_CCOCLUT_MODE		(0x30000)
#define	B2R2BLT_CCOCLUT_MODEShift	(0x10)
#define	B2R2BLT_CCOCLUT_NS2_1S1		(0x8000)
#define	B2R2BLT_CCOMask			(0x7f8000)
#define	B2R2BLT_CCOTestMask		(0x7f8000)
#define	B2R2BLT_CCOInitialValue		(0x0)
#define	B2R2BLT_CCOAccessType		(INITIAL_TEST)
#define	B2R2BLT_CCO			(0xc60)

/* - BLT_CML */
#define	B2R2BLT_CMLCML_BANK_NUM		(0xfc000000)
#define	B2R2BLT_CMLCML_BANK_NUMShift	(0x1a)
#define	B2R2BLT_CMLCML_MEM_ADDR		(0x3fffff0)
#define	B2R2BLT_CMLCML_MEM_ADDRShift	(0x4)
#define	B2R2BLT_CMLMask			(0xfffffff0)
#define	B2R2BLT_CMLTestMask		(0xfffffff0)
#define	B2R2BLT_CMLInitialValue		(0x0)
#define	B2R2BLT_CMLAccessType		(INITIAL_TEST)
#define	B2R2BLT_CML			(0xc64)

/* - BLT_FCTL */
#define	B2R2BLT_FCTLLuma_2Dvf_mode	(0x30000000)
#define	B2R2BLT_FCTLLuma_2Dvf_modeShift	(0x1c)
#define	B2R2BLT_FCTLLuma_2Dhf_mode	(0x3000000)
#define	B2R2BLT_FCTLLuma_2Dhf_modeShift	(0x18)
#define	B2R2BLT_FCTLAB_TOP		(0x8000)
#define	B2R2BLT_FCTLAB_BOT		(0x4000)
#define	B2R2BLT_FCTLAB_Left		(0x2000)
#define	B2R2BLT_FCTLAB_Right		(0x1000)
#define	B2R2BLT_FCTL2DVF_MODE		(0x70)
#define	B2R2BLT_FCTL2DVF_MODEShift	(0x4)
#define	B2R2BLT_FCTL2DHF_MODE		(0x7)
#define	B2R2BLT_FCTL2DHF_MODEShift	(0x0)
#define	B2R2BLT_FCTLMask		(0x3300f077)
#define	B2R2BLT_FCTLTestMask		(0xfffffff0)
#define	B2R2BLT_FCTLInitialValue	(0x0)
#define	B2R2BLT_FCTLAccessType		(INITIAL_TEST)
#define	B2R2BLT_FCTL			(0xc68)

/* - BLT_PMK */
#define	B2R2BLT_PMKPLANE_MASK		(0x1)
#define	B2R2BLT_PMKMask			(0x1)
#define	B2R2BLT_PMKTestMask		(0xffffffff)
#define	B2R2BLT_PMKInitialValue		(0x0)
#define	B2R2BLT_PMKAccessType		(INITIAL_TEST)
#define	B2R2BLT_PMK			(0xc6c)

/* - BLT_RSF */
#define	B2R2BLT_RSFVSRC_INC		(0xffff0000)
#define	B2R2BLT_RSFVSRC_INCShift	(0x10)
#define	B2R2BLT_RSFHSRC_INC		(0xffff)
#define	B2R2BLT_RSFHSRC_INCShift	(0x0)
#define	B2R2BLT_RSFMask			(0xffffffff)
#define	B2R2BLT_RSFTestMask		(0xffffffff)
#define	B2R2BLT_RSFInitialValue		(0x0)
#define	B2R2BLT_RSFAccessType		(INITIAL_TEST)
#define	B2R2BLT_RSF			(0xc70)

/* - BLT_RZI */
#define	B2R2BLT_RZIVnb_repeat		(0x70000000)
#define	B2R2BLT_RZIVnb_repeatShift	(0x1c)
#define	B2R2BLT_RZIVSRC_INIT		(0x3ff0000)
#define	B2R2BLT_RZIVSRC_INITShift	(0x10)
#define	B2R2BLT_RZIHnb_repeat		(0x7000)
#define	B2R2BLT_RZIHnb_repeatShift	(0xc)
#define	B2R2BLT_RZIHSRC_INIT		(0x3ff)
#define	B2R2BLT_RZIHSRC_INITShift	(0x0)
#define	B2R2BLT_RZIMask			(0x73ff73ff)
#define	B2R2BLT_RZITestMask		(0x73ff73ff)
#define	B2R2BLT_RZIInitialValue		(0x0)
#define	B2R2BLT_RZIAccessType		(INITIAL_TEST)
#define	B2R2BLT_RZI			(0xc74)

/* - BLT_HFP */
#define	B2R2BLT_HFPHFP_BANK_NUM		(0xfc000000)
#define	B2R2BLT_HFPHFP_BANK_NUMShift	(0x1a)
#define	B2R2BLT_HFPHFP_MEM_ADDR		(0x3ffffff)
#define	B2R2BLT_HFPHFP_MEM_ADDRShift	(0x0)
#define	B2R2BLT_HFPMask			(0xffffffff)
#define	B2R2BLT_HFPTestMask		(0xffffffff)
#define	B2R2BLT_HFPInitialValue		(0x0)
#define	B2R2BLT_HFPAccessType		(INITIAL_TEST)
#define	B2R2BLT_HFP			(0xc78)

/* - BLT_VFP */
#define	B2R2BLT_VFPVFP_BANK_NUM		(0xfc000000)
#define	B2R2BLT_VFPVFP_BANK_NUMShift	(0x1a)
#define	B2R2BLT_VFPVFP_MEM_ADDR		(0x3ffffff)
#define	B2R2BLT_VFPVFP_MEM_ADDRShift	(0x0)
#define	B2R2BLT_VFPMask			(0xffffffff)
#define	B2R2BLT_VFPTestMask		(0xffffffff)
#define	B2R2BLT_VFPInitialValue		(0x0)
#define	B2R2BLT_VFPAccessType		(INITIAL_TEST)
#define	B2R2BLT_VFP			(0xc7c)

/* - BLT_Y_RSF */
#define	B2R2BLT_Y_RSFLuma_VSRC_INC	(0xffff0000)
#define	B2R2BLT_Y_RSFLuma_VSRC_INCShift	(0x10)
#define	B2R2BLT_Y_RSFLuma_HSRC_INC	(0xffff)
#define	B2R2BLT_Y_RSFLuma_HSRC_INCShift	(0x0)
#define	B2R2BLT_Y_RSFMask		(0xffffffff)
#define	B2R2BLT_Y_RSFTestMask		(0xffffffff)
#define	B2R2BLT_Y_RSFInitialValue	(0x0)
#define	B2R2BLT_Y_RSFAccessType		(INITIAL_TEST)
#define	B2R2BLT_Y_RSF			(0xc80)

/* - BLT_Y_RZI */
#define	B2R2BLT_Y_RZIVnb_repeat_Luma	(0x70000000)
#define	B2R2BLT_Y_RZIVnb_repeat_LumaShift	(0x1c)
#define	B2R2BLT_Y_RZIVsrc_init_luma	(0x3ff0000)
#define	B2R2BLT_Y_RZIVsrc_init_lumaShift	(0x10)
#define	B2R2BLT_Y_RZIHnb_repeat_luma	(0x7000)
#define	B2R2BLT_Y_RZIHnb_repeat_lumaShift	(0xc)
#define	B2R2BLT_Y_RZIHsrc_init_luma	(0x3ff)
#define	B2R2BLT_Y_RZIHsrc_init_lumaShift	(0x0)
#define	B2R2BLT_Y_RZIMask		(0x73ff73ff)
#define	B2R2BLT_Y_RZITestMask		(0x73ff73ff)
#define	B2R2BLT_Y_RZIInitialValue	(0x0)
#define	B2R2BLT_Y_RZIAccessType		(INITIAL_TEST)
#define	B2R2BLT_Y_RZI			(0xc84)

/* - BLT_Y_HFP */
#define	B2R2BLT_Y_HFPY_Hfp_Bank_num	(0xfc000000)
#define	B2R2BLT_Y_HFPY_Hfp_Bank_numShift	(0x1a)
#define	B2R2BLT_Y_HFPY_HFP_MEM_ADDR	(0x3ffffff)
#define	B2R2BLT_Y_HFPY_HFP_MEM_ADDRShift	(0x0)
#define	B2R2BLT_Y_HFPMask		(0xffffffff)
#define	B2R2BLT_Y_HFPTestMask		(0xffffffff)
#define	B2R2BLT_Y_HFPInitialValue	(0x0)
#define	B2R2BLT_Y_HFPAccessType		(INITIAL_TEST)
#define	B2R2BLT_Y_HFP			(0xc88)

/* - BLT_Y_VFP */
#define	B2R2BLT_Y_VFPY_Vfp_Bank_num	(0xfc000000)
#define	B2R2BLT_Y_VFPY_Vfp_Bank_numShift	(0x1a)
#define	B2R2BLT_Y_VFPY_VFP_MEM_ADDR	(0x3ffffff)
#define	B2R2BLT_Y_VFPY_VFP_MEM_ADDRShift	(0x0)
#define	B2R2BLT_Y_VFPMask		(0xffffffff)
#define	B2R2BLT_Y_VFPTestMask		(0xffffffff)
#define	B2R2BLT_Y_VFPInitialValue	(0x0)
#define	B2R2BLT_Y_VFPAccessType		(INITIAL_TEST)
#define	B2R2BLT_Y_VFP			(0xc8c)

/* - BLT_KEY1 */
#define	B2R2BLT_KEY1ALPHA0		(0xff000000)
#define	B2R2BLT_KEY1ALPHA0Shift		(0x18)
#define	B2R2BLT_KEY1RED_MIN		(0xff0000)
#define	B2R2BLT_KEY1RED_MINShift	(0x10)
#define	B2R2BLT_KEY1GREEN_MIN		(0xff00)
#define	B2R2BLT_KEY1GREEN_MINShift	(0x8)
#define	B2R2BLT_KEY1BLUE_MIN		(0xff)
#define	B2R2BLT_KEY1BLUE_MINShift	(0x0)
#define	B2R2BLT_KEY1Mask		(0xffffffff)
#define	B2R2BLT_KEY1TestMask		(0xfffffff)
#define	B2R2BLT_KEY1InitialValue	(0x0)
#define	B2R2BLT_KEY1AccessType		(INITIAL_TEST)
#define	B2R2BLT_KEY1			(0xca0)

/* - BLT_KEY2 */
#define	B2R2BLT_KEY2ALPHA1		(0xff000000)
#define	B2R2BLT_KEY2ALPHA1Shift		(0x18)
#define	B2R2BLT_KEY2RED_MAX		(0xff0000)
#define	B2R2BLT_KEY2RED_MAXShift	(0x10)
#define	B2R2BLT_KEY2GREEN_MAX		(0xff00)
#define	B2R2BLT_KEY2GREEN_MAXShift	(0x8)
#define	B2R2BLT_KEY2BLUE_MAX		(0xff)
#define	B2R2BLT_KEY2BLUE_MAXShift	(0x0)
#define	B2R2BLT_KEY2Mask		(0xffffffff)
#define	B2R2BLT_KEY2TestMask		(0xfffffff)
#define	B2R2BLT_KEY2InitialValue	(0x0)
#define	B2R2BLT_KEY2AccessType		(INITIAL_TEST)
#define	B2R2BLT_KEY2			(0xca4)

/* - BLT_SAR */
#define	B2R2BLT_SARA_SGA		(0xf0000000)
#define	B2R2BLT_SARA_SGAShift		(0x1c)
#define	B2R2BLT_SART_STBA		(0xf000000)
#define	B2R2BLT_SART_STBAShift		(0x18)
#define	B2R2BLT_SARS3_SSBA		(0x1f0000)
#define	B2R2BLT_SARS3_SSBAShift		(0x10)
#define	B2R2BLT_SARS2_SSBA		(0x1f00)
#define	B2R2BLT_SARS2_SSBAShift		(0x8)
#define	B2R2BLT_SARS1_SSBA		(0x1f)
#define	B2R2BLT_SARS1_SSBAShift		(0x0)
#define	B2R2BLT_SARMask			(0xff1f1f1f)
#define	B2R2BLT_SARTestMask		(0xf71f0f1f)
#define	B2R2BLT_SARInitialValue		(0x0)
#define	B2R2BLT_SARAccessType		(INITIAL_TEST)
#define	B2R2BLT_SAR			(0xcb0)

/* - BLT_USR */
#define	B2R2BLT_USRGENERAL_PURPOSE	(0x0)
#define	B2R2BLT_USRGENERAL_PURPOSEShift	(0x0)
#define	B2R2BLT_USRMask			(0x0)
#define	B2R2BLT_USRTestMask		(0xffffffff)
#define	B2R2BLT_USRInitialValue		(0x0)
#define	B2R2BLT_USRAccessType		(INITIAL_TEST)
#define	B2R2BLT_USR			(0xcb4)

/* - BLT_IVMX0 */
#define	B2R2BLT_IVMX0Coeff11		(0xffe00000)
#define	B2R2BLT_IVMX0Coeff11Shift	(0x15)
#define	B2R2BLT_IVMX0Coeff12		(0x1ffc00)
#define	B2R2BLT_IVMX0Coeff12Shift	(0xa)
#define	B2R2BLT_IVMX0Coeff13		(0x3ff)
#define	B2R2BLT_IVMX0Coeff13Shift	(0x0)
#define	B2R2BLT_IVMX0Mask		(0xffffffff)
#define	B2R2BLT_IVMX0TestMask		(0xffffffff)
#define	B2R2BLT_IVMX0InitialValue	(0x0)
#define	B2R2BLT_IVMX0AccessType		(INITIAL_TEST)
#define	B2R2BLT_IVMX0			(0xcc0)

/* - BLT_IVMX1 */
#define	B2R2BLT_IVMX1Coeff21		(0xffe00000)
#define	B2R2BLT_IVMX1Coeff21Shift	(0x15)
#define	B2R2BLT_IVMX1Coeff22		(0x1ffc00)
#define	B2R2BLT_IVMX1Coeff22Shift	(0xa)
#define	B2R2BLT_IVMX1Coeff23		(0x3ff)
#define	B2R2BLT_IVMX1Coeff23Shift	(0x0)
#define	B2R2BLT_IVMX1Mask		(0xffffffff)
#define	B2R2BLT_IVMX1TestMask		(0xffffffff)
#define	B2R2BLT_IVMX1InitialValue	(0x0)
#define	B2R2BLT_IVMX1AccessType		(INITIAL_TEST)
#define	B2R2BLT_IVMX1			(0xcc4)

/* - BLT_IVMX2 */
#define	B2R2BLT_IVMX2Coeff31		(0xffe00000)
#define	B2R2BLT_IVMX2Coeff31Shift	(0x15)
#define	B2R2BLT_IVMX2Coeff32		(0x1ffc00)
#define	B2R2BLT_IVMX2Coeff32Shift	(0xa)
#define	B2R2BLT_IVMX2Coeff33		(0x3ff)
#define	B2R2BLT_IVMX2Coeff33Shift	(0x0)
#define	B2R2BLT_IVMX2Mask		(0xffffffff)
#define	B2R2BLT_IVMX2TestMask		(0xffffffff)
#define	B2R2BLT_IVMX2InitialValue	(0x0)
#define	B2R2BLT_IVMX2AccessType		(INITIAL_TEST)
#define	B2R2BLT_IVMX2			(0xcc8)

/* - BLT_IVMX3 */
#define	B2R2BLT_IVMX3Offset1		(0x3ff00000)
#define	B2R2BLT_IVMX3Offset1Shift	(0x14)
#define	B2R2BLT_IVMX3Offset2		(0xffc00)
#define	B2R2BLT_IVMX3Offset2Shift	(0xa)
#define	B2R2BLT_IVMX3Offset3		(0x3ff)
#define	B2R2BLT_IVMX3Offset3Shift	(0x0)
#define	B2R2BLT_IVMX3Mask		(0x3fffffff)
#define	B2R2BLT_IVMX3TestMask		(0x3fffffff)
#define	B2R2BLT_IVMX3InitialValue	(0x0)
#define	B2R2BLT_IVMX3AccessType		(INITIAL_TEST)
#define	B2R2BLT_IVMX3			(0xccc)

/* - BLT_OVMX0 */
#define	B2R2BLT_OVMX0Coeff11		(0xffe00000)
#define	B2R2BLT_OVMX0Coeff11Shift	(0x15)
#define	B2R2BLT_OVMX0Coeff12		(0x1ffc00)
#define	B2R2BLT_OVMX0Coeff12Shift	(0xa)
#define	B2R2BLT_OVMX0Coeff13		(0x3ff)
#define	B2R2BLT_OVMX0Coeff13Shift	(0x0)
#define	B2R2BLT_OVMX0Mask		(0xffffffff)
#define	B2R2BLT_OVMX0TestMask		(0x3fffffff)
#define	B2R2BLT_OVMX0InitialValue	(0x0)
#define	B2R2BLT_OVMX0AccessType		(INITIAL_TEST)
#define	B2R2BLT_OVMX0			(0xcd0)

/* - BLT_OVMX1 */
#define	B2R2BLT_OVMX1Coeff21		(0xffe00000)
#define	B2R2BLT_OVMX1Coeff21Shift	(0x15)
#define	B2R2BLT_OVMX1Coeff22		(0x1ffc00)
#define	B2R2BLT_OVMX1Coeff22Shift	(0xa)
#define	B2R2BLT_OVMX1Coeff23		(0x3ff)
#define	B2R2BLT_OVMX1Coeff23Shift	(0x0)
#define	B2R2BLT_OVMX1Mask		(0xffffffff)
#define	B2R2BLT_OVMX1TestMask		(0xffffffff)
#define	B2R2BLT_OVMX1InitialValue	(0x0)
#define	B2R2BLT_OVMX1AccessType		(INITIAL_TEST)
#define	B2R2BLT_OVMX1			(0xcd4)

/* - BLT_OVMX2 */
#define	B2R2BLT_OVMX2Coeff31		(0xffe00000)
#define	B2R2BLT_OVMX2Coeff31Shift	(0x15)
#define	B2R2BLT_OVMX2Coeff32		(0x1ffc00)
#define	B2R2BLT_OVMX2Coeff32Shift	(0xa)
#define	B2R2BLT_OVMX2Coeff33		(0x3ff)
#define	B2R2BLT_OVMX2Coeff33Shift	(0x0)
#define	B2R2BLT_OVMX2Mask		(0xffffffff)
#define	B2R2BLT_OVMX2TestMask		(0xffffffff)
#define	B2R2BLT_OVMX2InitialValue	(0x0)
#define	B2R2BLT_OVMX2AccessType		(INITIAL_TEST)
#define	B2R2BLT_OVMX2			(0xcd8)

/* - BLT_OVMX3 */
#define	B2R2BLT_OVMX3Offset1		(0x3ff00000)
#define	B2R2BLT_OVMX3Offset1Shift	(0x14)
#define	B2R2BLT_OVMX3Offset2		(0xffc00)
#define	B2R2BLT_OVMX3Offset2Shift	(0xa)
#define	B2R2BLT_OVMX3Offset3		(0x3ff)
#define	B2R2BLT_OVMX3Offset3Shift	(0x0)
#define	B2R2BLT_OVMX3Mask		(0x3fffffff)
#define	B2R2BLT_OVMX3TestMask		(0x3fffffff)
#define	B2R2BLT_OVMX3InitialValue	(0x0)
#define	B2R2BLT_OVMX3AccessType		(INITIAL_TEST)
#define	B2R2BLT_OVMX3			(0xcdc)

/* - BLT_VC1R */
#define	B2R2BLT_VC1RChroma_map		(0x80)
#define	B2R2BLT_VC1RChroma_coeff	(0x70)
#define	B2R2BLT_VC1RChroma_coeffShift	(0x4)
#define	B2R2BLT_VC1RLuma_Map		(0x8)
#define	B2R2BLT_VC1RLuma_coeff		(0x7)
#define	B2R2BLT_VC1RLuma_coeffShift	(0x0)
#define	B2R2BLT_VC1RMask		(0xff)
#define	B2R2BLT_VC1RTestMask		(0xff)
#define	B2R2BLT_VC1RInitialValue	(0x0)
#define	B2R2BLT_VC1RAccessType		(INITIAL_TEST)
#define	B2R2BLT_VC1R			(0xce8)

/* - BLT_Y_HFC0 */
#define	B2R2BLT_Y_HFC0K3		(0xff000000)
#define	B2R2BLT_Y_HFC0K3Shift		(0x18)
#define	B2R2BLT_Y_HFC0K2		(0xff0000)
#define	B2R2BLT_Y_HFC0K2Shift		(0x10)
#define	B2R2BLT_Y_HFC0K1		(0xff00)
#define	B2R2BLT_Y_HFC0K1Shift		(0x8)
#define	B2R2BLT_Y_HFC0K0		(0xff)
#define	B2R2BLT_Y_HFC0K0Shift		(0x0)
#define	B2R2BLT_Y_HFC0Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC0TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC0InitialValue	(0x0)
#define	B2R2BLT_Y_HFC0AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC0			(0xd00)

/* - BLT_Y_HFC1 */
#define	B2R2BLT_Y_HFC1K7		(0xff000000)
#define	B2R2BLT_Y_HFC1K7Shift		(0x18)
#define	B2R2BLT_Y_HFC1K6		(0xff0000)
#define	B2R2BLT_Y_HFC1K6Shift		(0x10)
#define	B2R2BLT_Y_HFC1K5		(0xff00)
#define	B2R2BLT_Y_HFC1K5Shift		(0x8)
#define	B2R2BLT_Y_HFC1K4		(0xff)
#define	B2R2BLT_Y_HFC1K4Shift		(0x0)
#define	B2R2BLT_Y_HFC1Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC1TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC1InitialValue	(0x0)
#define	B2R2BLT_Y_HFC1AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC1			(0xd04)

/* - BLT_Y_HFC2 */
#define	B2R2BLT_Y_HFC2K13		(0xff000000)
#define	B2R2BLT_Y_HFC2K13Shift		(0x18)
#define	B2R2BLT_Y_HFC2K12		(0xff0000)
#define	B2R2BLT_Y_HFC2K12Shift		(0x10)
#define	B2R2BLT_Y_HFC2K11		(0xff00)
#define	B2R2BLT_Y_HFC2K11Shift		(0x8)
#define	B2R2BLT_Y_HFC2K10		(0xff)
#define	B2R2BLT_Y_HFC2K10Shift		(0x0)
#define	B2R2BLT_Y_HFC2Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC2TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC2InitialValue	(0x0)
#define	B2R2BLT_Y_HFC2AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC2			(0xd08)

/* - BLT_Y_HFC3 */
#define	B2R2BLT_Y_HFC3K17		(0xff000000)
#define	B2R2BLT_Y_HFC3K17Shift		(0x18)
#define	B2R2BLT_Y_HFC3K16		(0xff0000)
#define	B2R2BLT_Y_HFC3K16Shift		(0x10)
#define	B2R2BLT_Y_HFC3K15		(0xff00)
#define	B2R2BLT_Y_HFC3K15Shift		(0x8)
#define	B2R2BLT_Y_HFC3K14		(0xff)
#define	B2R2BLT_Y_HFC3K14Shift		(0x0)
#define	B2R2BLT_Y_HFC3Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC3TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC3InitialValue	(0x0)
#define	B2R2BLT_Y_HFC3AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC3			(0xd0c)

/* - BLT_Y_HFC4 */
#define	B2R2BLT_Y_HFC4K23		(0xff000000)
#define	B2R2BLT_Y_HFC4K23Shift		(0x18)
#define	B2R2BLT_Y_HFC4K22		(0xff0000)
#define	B2R2BLT_Y_HFC4K22Shift		(0x10)
#define	B2R2BLT_Y_HFC4K21		(0xff00)
#define	B2R2BLT_Y_HFC4K21Shift		(0x8)
#define	B2R2BLT_Y_HFC4K20		(0xff)
#define	B2R2BLT_Y_HFC4K20Shift		(0x0)
#define	B2R2BLT_Y_HFC4Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC4TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC4InitialValue	(0x0)
#define	B2R2BLT_Y_HFC4AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC4			(0xd10)

/* - BLT_Y_HFC5 */
#define	B2R2BLT_Y_HFC5K27		(0xff000000)
#define	B2R2BLT_Y_HFC5K27Shift		(0x18)
#define	B2R2BLT_Y_HFC5K26		(0xff0000)
#define	B2R2BLT_Y_HFC5K26Shift		(0x10)
#define	B2R2BLT_Y_HFC5K25		(0xff00)
#define	B2R2BLT_Y_HFC5K25Shift		(0x8)
#define	B2R2BLT_Y_HFC5K24		(0xff)
#define	B2R2BLT_Y_HFC5K24Shift		(0x0)
#define	B2R2BLT_Y_HFC5Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC5TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC5InitialValue	(0x0)
#define	B2R2BLT_Y_HFC5AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC5			(0xd14)

/* - BLT_Y_HFC6 */
#define	B2R2BLT_Y_HFC6K33		(0xff000000)
#define	B2R2BLT_Y_HFC6K33Shift		(0x18)
#define	B2R2BLT_Y_HFC6K32		(0xff0000)
#define	B2R2BLT_Y_HFC6K32Shift		(0x10)
#define	B2R2BLT_Y_HFC6K31		(0xff00)
#define	B2R2BLT_Y_HFC6K31Shift		(0x8)
#define	B2R2BLT_Y_HFC6K30		(0xff)
#define	B2R2BLT_Y_HFC6K30Shift		(0x0)
#define	B2R2BLT_Y_HFC6Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC6TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC6InitialValue	(0x0)
#define	B2R2BLT_Y_HFC6AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC6			(0xd18)

/* - BLT_Y_HFC7 */
#define	B2R2BLT_Y_HFC7K37		(0xff000000)
#define	B2R2BLT_Y_HFC7K37Shift		(0x18)
#define	B2R2BLT_Y_HFC7K36		(0xff0000)
#define	B2R2BLT_Y_HFC7K36Shift		(0x10)
#define	B2R2BLT_Y_HFC7K35		(0xff00)
#define	B2R2BLT_Y_HFC7K35Shift		(0x8)
#define	B2R2BLT_Y_HFC7K34		(0xff)
#define	B2R2BLT_Y_HFC7K34Shift		(0x0)
#define	B2R2BLT_Y_HFC7Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC7TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC7InitialValue	(0x0)
#define	B2R2BLT_Y_HFC7AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC7			(0xd1c)

/* - BLT_Y_HFC8 */
#define	B2R2BLT_Y_HFC8K43		(0xff000000)
#define	B2R2BLT_Y_HFC8K43Shift		(0x18)
#define	B2R2BLT_Y_HFC8K42		(0xff0000)
#define	B2R2BLT_Y_HFC8K42Shift		(0x10)
#define	B2R2BLT_Y_HFC8K41		(0xff00)
#define	B2R2BLT_Y_HFC8K41Shift		(0x8)
#define	B2R2BLT_Y_HFC8K40		(0xff)
#define	B2R2BLT_Y_HFC8K40Shift		(0x0)
#define	B2R2BLT_Y_HFC8Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC8TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC8InitialValue	(0x0)
#define	B2R2BLT_Y_HFC8AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC8			(0xd20)

/* - BLT_Y_HFC9 */
#define	B2R2BLT_Y_HFC9K47		(0xff000000)
#define	B2R2BLT_Y_HFC9K47Shift		(0x18)
#define	B2R2BLT_Y_HFC9K46		(0xff0000)
#define	B2R2BLT_Y_HFC9K46Shift		(0x10)
#define	B2R2BLT_Y_HFC9K45		(0xff00)
#define	B2R2BLT_Y_HFC9K45Shift		(0x8)
#define	B2R2BLT_Y_HFC9K44		(0xff)
#define	B2R2BLT_Y_HFC9K44Shift		(0x0)
#define	B2R2BLT_Y_HFC9Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC9TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC9InitialValue	(0x0)
#define	B2R2BLT_Y_HFC9AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC9			(0xd24)

/* - BLT_Y_HFC10 */
#define	B2R2BLT_Y_HFC10K53		(0xff000000)
#define	B2R2BLT_Y_HFC10K53Shift		(0x18)
#define	B2R2BLT_Y_HFC10K52		(0xff0000)
#define	B2R2BLT_Y_HFC10K52Shift		(0x10)
#define	B2R2BLT_Y_HFC10K51		(0xff00)
#define	B2R2BLT_Y_HFC10K51Shift		(0x8)
#define	B2R2BLT_Y_HFC10K50		(0xff)
#define	B2R2BLT_Y_HFC10K50Shift		(0x0)
#define	B2R2BLT_Y_HFC10Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC10TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC10InitialValue	(0x0)
#define	B2R2BLT_Y_HFC10AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC10			(0xd28)

/* - BLT_Y_HFC11 */
#define	B2R2BLT_Y_HFC11K57		(0xff000000)
#define	B2R2BLT_Y_HFC11K57Shift		(0x18)
#define	B2R2BLT_Y_HFC11K56		(0xff0000)
#define	B2R2BLT_Y_HFC11K56Shift		(0x10)
#define	B2R2BLT_Y_HFC11K55		(0xff00)
#define	B2R2BLT_Y_HFC11K55Shift		(0x8)
#define	B2R2BLT_Y_HFC11K54		(0xff)
#define	B2R2BLT_Y_HFC11K54Shift		(0x0)
#define	B2R2BLT_Y_HFC11Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC11TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC11InitialValue	(0x0)
#define	B2R2BLT_Y_HFC11AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC11			(0xd2c)

/* - BLT_Y_HFC12 */
#define	B2R2BLT_Y_HFC12K63		(0xff000000)
#define	B2R2BLT_Y_HFC12K63Shift		(0x18)
#define	B2R2BLT_Y_HFC12K62		(0xff0000)
#define	B2R2BLT_Y_HFC12K62Shift		(0x10)
#define	B2R2BLT_Y_HFC12K61		(0xff00)
#define	B2R2BLT_Y_HFC12K61Shift		(0x8)
#define	B2R2BLT_Y_HFC12K60		(0xff)
#define	B2R2BLT_Y_HFC12K60Shift		(0x0)
#define	B2R2BLT_Y_HFC12Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC12TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC12InitialValue	(0x0)
#define	B2R2BLT_Y_HFC12AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC12			(0xd30)

/* - BLT_Y_HFC13 */
#define	B2R2BLT_Y_HFC13K67		(0xff000000)
#define	B2R2BLT_Y_HFC13K67Shift		(0x18)
#define	B2R2BLT_Y_HFC13K66		(0xff0000)
#define	B2R2BLT_Y_HFC13K66Shift		(0x10)
#define	B2R2BLT_Y_HFC13K65		(0xff00)
#define	B2R2BLT_Y_HFC13K65Shift		(0x8)
#define	B2R2BLT_Y_HFC13K64		(0xff)
#define	B2R2BLT_Y_HFC13K64Shift		(0x0)
#define	B2R2BLT_Y_HFC13Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC13TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC13InitialValue	(0x0)
#define	B2R2BLT_Y_HFC13AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC13			(0xd34)

/* - BLT_Y_HFC14 */
#define	B2R2BLT_Y_HFC14K73		(0xff000000)
#define	B2R2BLT_Y_HFC14K73Shift		(0x18)
#define	B2R2BLT_Y_HFC14K72		(0xff0000)
#define	B2R2BLT_Y_HFC14K72Shift		(0x10)
#define	B2R2BLT_Y_HFC14K71		(0xff00)
#define	B2R2BLT_Y_HFC14K71Shift		(0x8)
#define	B2R2BLT_Y_HFC14K70		(0xff)
#define	B2R2BLT_Y_HFC14K70Shift		(0x0)
#define	B2R2BLT_Y_HFC14Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC14TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC14InitialValue	(0x0)
#define	B2R2BLT_Y_HFC14AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC14			(0xd38)

/* - BLT_Y_HFC15 */
#define	B2R2BLT_Y_HFC15K77		(0xff000000)
#define	B2R2BLT_Y_HFC15K77Shift		(0x18)
#define	B2R2BLT_Y_HFC15K76		(0xff0000)
#define	B2R2BLT_Y_HFC15K76Shift		(0x10)
#define	B2R2BLT_Y_HFC15K75		(0xff00)
#define	B2R2BLT_Y_HFC15K75Shift		(0x8)
#define	B2R2BLT_Y_HFC15K74		(0xff)
#define	B2R2BLT_Y_HFC15K74Shift		(0x0)
#define	B2R2BLT_Y_HFC15Mask		(0xffffffff)
#define	B2R2BLT_Y_HFC15TestMask		(0xffffffff)
#define	B2R2BLT_Y_HFC15InitialValue	(0x0)
#define	B2R2BLT_Y_HFC15AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_HFC15			(0xd3c)

/* - BLT_Y_VFC0 */
#define	B2R2BLT_Y_VFC0K3		(0xff000000)
#define	B2R2BLT_Y_VFC0K3Shift		(0x18)
#define	B2R2BLT_Y_VFC0K2		(0xff0000)
#define	B2R2BLT_Y_VFC0K2Shift		(0x10)
#define	B2R2BLT_Y_VFC0K1		(0xff00)
#define	B2R2BLT_Y_VFC0K1Shift		(0x8)
#define	B2R2BLT_Y_VFC0K0		(0xff)
#define	B2R2BLT_Y_VFC0K0Shift		(0x0)
#define	B2R2BLT_Y_VFC0Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC0TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC0InitialValue	(0x0)
#define	B2R2BLT_Y_VFC0AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC0			(0xd90)

/* - BLT_Y_VFC1 */
#define	B2R2BLT_Y_VFC1K12		(0xff000000)
#define	B2R2BLT_Y_VFC1K12Shift		(0x18)
#define	B2R2BLT_Y_VFC1K11		(0xff0000)
#define	B2R2BLT_Y_VFC1K11Shift		(0x10)
#define	B2R2BLT_Y_VFC1K10		(0xff00)
#define	B2R2BLT_Y_VFC1K10Shift		(0x8)
#define	B2R2BLT_Y_VFC1K4		(0xff)
#define	B2R2BLT_Y_VFC1K4Shift		(0x0)
#define	B2R2BLT_Y_VFC1Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC1TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC1InitialValue	(0x0)
#define	B2R2BLT_Y_VFC1AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC1			(0xd94)

/* - BLT_Y_VFC2 */
#define	B2R2BLT_Y_VFC2K21		(0xff000000)
#define	B2R2BLT_Y_VFC2K21Shift		(0x18)
#define	B2R2BLT_Y_VFC2K20		(0xff0000)
#define	B2R2BLT_Y_VFC2K20Shift		(0x10)
#define	B2R2BLT_Y_VFC2K14		(0xff00)
#define	B2R2BLT_Y_VFC2K14Shift		(0x8)
#define	B2R2BLT_Y_VFC2K13		(0xff)
#define	B2R2BLT_Y_VFC2K13Shift		(0x0)
#define	B2R2BLT_Y_VFC2Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC2TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC2InitialValue	(0x0)
#define	B2R2BLT_Y_VFC2AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC2			(0xd98)

/* - BLT_Y_VFC3 */
#define	B2R2BLT_Y_VFC3K30		(0xff000000)
#define	B2R2BLT_Y_VFC3K30Shift		(0x18)
#define	B2R2BLT_Y_VFC3K24		(0xff0000)
#define	B2R2BLT_Y_VFC3K24Shift		(0x10)
#define	B2R2BLT_Y_VFC3K23		(0xff00)
#define	B2R2BLT_Y_VFC3K23Shift		(0x8)
#define	B2R2BLT_Y_VFC3K22		(0xff)
#define	B2R2BLT_Y_VFC3K22Shift		(0x0)
#define	B2R2BLT_Y_VFC3Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC3TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC3InitialValue	(0x0)
#define	B2R2BLT_Y_VFC3AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC3			(0xd9c)

/* - BLT_Y_VFC4 */
#define	B2R2BLT_Y_VFC4K34		(0xff000000)
#define	B2R2BLT_Y_VFC4K34Shift		(0x18)
#define	B2R2BLT_Y_VFC4K33		(0xff0000)
#define	B2R2BLT_Y_VFC4K33Shift		(0x10)
#define	B2R2BLT_Y_VFC4K32		(0xff00)
#define	B2R2BLT_Y_VFC4K32Shift		(0x8)
#define	B2R2BLT_Y_VFC4K31		(0xff)
#define	B2R2BLT_Y_VFC4K31Shift		(0x0)
#define	B2R2BLT_Y_VFC4Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC4TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC4InitialValue	(0x0)
#define	B2R2BLT_Y_VFC4AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC4			(0xda0)

/* - BLT_Y_VFC5 */
#define	B2R2BLT_Y_VFC5K43		(0xff000000)
#define	B2R2BLT_Y_VFC5K43Shift		(0x18)
#define	B2R2BLT_Y_VFC5K42		(0xff0000)
#define	B2R2BLT_Y_VFC5K42Shift		(0x10)
#define	B2R2BLT_Y_VFC5K41		(0xff00)
#define	B2R2BLT_Y_VFC5K41Shift		(0x8)
#define	B2R2BLT_Y_VFC5K40		(0xff)
#define	B2R2BLT_Y_VFC5K40Shift		(0x0)
#define	B2R2BLT_Y_VFC5Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC5TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC5InitialValue	(0x0)
#define	B2R2BLT_Y_VFC5AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC5			(0xda4)

/* - BLT_Y_VFC6 */
#define	B2R2BLT_Y_VFC6K52		(0xff000000)
#define	B2R2BLT_Y_VFC6K52Shift		(0x18)
#define	B2R2BLT_Y_VFC6K51		(0xff0000)
#define	B2R2BLT_Y_VFC6K51Shift		(0x10)
#define	B2R2BLT_Y_VFC6K50		(0xff00)
#define	B2R2BLT_Y_VFC6K50Shift		(0x8)
#define	B2R2BLT_Y_VFC6K44		(0xff)
#define	B2R2BLT_Y_VFC6K44Shift		(0x0)
#define	B2R2BLT_Y_VFC6Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC6TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC6InitialValue	(0x0)
#define	B2R2BLT_Y_VFC6AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC6			(0xda8)

/* - BLT_Y_VFC7 */
#define	B2R2BLT_Y_VFC7K61		(0xff000000)
#define	B2R2BLT_Y_VFC7K61Shift		(0x18)
#define	B2R2BLT_Y_VFC7K60		(0xff0000)
#define	B2R2BLT_Y_VFC7K60Shift		(0x10)
#define	B2R2BLT_Y_VFC7K54		(0xff00)
#define	B2R2BLT_Y_VFC7K54Shift		(0x8)
#define	B2R2BLT_Y_VFC7K53		(0xff)
#define	B2R2BLT_Y_VFC7K53Shift		(0x0)
#define	B2R2BLT_Y_VFC7Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC7TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC7InitialValue	(0x0)
#define	B2R2BLT_Y_VFC7AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC7			(0xdac)

/* - BLT_Y_VFC8 */
#define	B2R2BLT_Y_VFC8K70		(0xff000000)
#define	B2R2BLT_Y_VFC8K70Shift		(0x18)
#define	B2R2BLT_Y_VFC8K64		(0xff0000)
#define	B2R2BLT_Y_VFC8K64Shift		(0x10)
#define	B2R2BLT_Y_VFC8K63		(0xff00)
#define	B2R2BLT_Y_VFC8K63Shift		(0x8)
#define	B2R2BLT_Y_VFC8K62		(0xff)
#define	B2R2BLT_Y_VFC8K62Shift		(0x0)
#define	B2R2BLT_Y_VFC8Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC8TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC8InitialValue	(0x0)
#define	B2R2BLT_Y_VFC8AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC8			(0xdb0)

/* - BLT_Y_VFC9 */
#define	B2R2BLT_Y_VFC9K74		(0xff000000)
#define	B2R2BLT_Y_VFC9K74Shift		(0x18)
#define	B2R2BLT_Y_VFC9K73		(0xff0000)
#define	B2R2BLT_Y_VFC9K73Shift		(0x10)
#define	B2R2BLT_Y_VFC9K72		(0xff00)
#define	B2R2BLT_Y_VFC9K72Shift		(0x8)
#define	B2R2BLT_Y_VFC9K71		(0xff)
#define	B2R2BLT_Y_VFC9K71Shift		(0x0)
#define	B2R2BLT_Y_VFC9Mask		(0xffffffff)
#define	B2R2BLT_Y_VFC9TestMask		(0xffffffff)
#define	B2R2BLT_Y_VFC9InitialValue	(0x0)
#define	B2R2BLT_Y_VFC9AccessType	(INITIAL_TEST)
#define	B2R2BLT_Y_VFC9			(0xdb4)

/* - BLT_HFC0 */
#define	B2R2BLT_HFC0K3			(0xff000000)
#define	B2R2BLT_HFC0K3Shift		(0x18)
#define	B2R2BLT_HFC0K2			(0xff0000)
#define	B2R2BLT_HFC0K2Shift		(0x10)
#define	B2R2BLT_HFC0K1			(0xff00)
#define	B2R2BLT_HFC0K1Shift		(0x8)
#define	B2R2BLT_HFC0K0			(0xff)
#define	B2R2BLT_HFC0K0Shift		(0x0)
#define	B2R2BLT_HFC0Mask		(0xffffffff)
#define	B2R2BLT_HFC0TestMask		(0xffffffff)
#define	B2R2BLT_HFC0InitialValue	(0x0)
#define	B2R2BLT_HFC0AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC0			(0xe00)

/* - BLT_HFC1 */
#define	B2R2BLT_HFC1K7			(0xff000000)
#define	B2R2BLT_HFC1K7Shift		(0x18)
#define	B2R2BLT_HFC1K6			(0xff0000)
#define	B2R2BLT_HFC1K6Shift		(0x10)
#define	B2R2BLT_HFC1K5			(0xff00)
#define	B2R2BLT_HFC1K5Shift		(0x8)
#define	B2R2BLT_HFC1K4			(0xff)
#define	B2R2BLT_HFC1K4Shift		(0x0)
#define	B2R2BLT_HFC1Mask		(0xffffffff)
#define	B2R2BLT_HFC1TestMask		(0xffffffff)
#define	B2R2BLT_HFC1InitialValue	(0x0)
#define	B2R2BLT_HFC1AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC1			(0xe04)

/* - BLT_HFC2 */
#define	B2R2BLT_HFC2K13			(0xff000000)
#define	B2R2BLT_HFC2K13Shift		(0x18)
#define	B2R2BLT_HFC2K12			(0xff0000)
#define	B2R2BLT_HFC2K12Shift		(0x10)
#define	B2R2BLT_HFC2K11			(0xff00)
#define	B2R2BLT_HFC2K11Shift		(0x8)
#define	B2R2BLT_HFC2K10			(0xff)
#define	B2R2BLT_HFC2K10Shift		(0x0)
#define	B2R2BLT_HFC2Mask		(0xffffffff)
#define	B2R2BLT_HFC2TestMask		(0xffffffff)
#define	B2R2BLT_HFC2InitialValue	(0x0)
#define	B2R2BLT_HFC2AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC2			(0xe08)

/* - BLT_HFC3 */
#define	B2R2BLT_HFC3K17			(0xff000000)
#define	B2R2BLT_HFC3K17Shift		(0x18)
#define	B2R2BLT_HFC3K16			(0xff0000)
#define	B2R2BLT_HFC3K16Shift		(0x10)
#define	B2R2BLT_HFC3K15			(0xff00)
#define	B2R2BLT_HFC3K15Shift		(0x8)
#define	B2R2BLT_HFC3K14			(0xff)
#define	B2R2BLT_HFC3K14Shift		(0x0)
#define	B2R2BLT_HFC3Mask		(0xffffffff)
#define	B2R2BLT_HFC3TestMask		(0xffffffff)
#define	B2R2BLT_HFC3InitialValue	(0x0)
#define	B2R2BLT_HFC3AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC3			(0xe0c)

/* - BLT_HFC4 */
#define	B2R2BLT_HFC4K23			(0xff000000)
#define	B2R2BLT_HFC4K23Shift		(0x18)
#define	B2R2BLT_HFC4K22			(0xff0000)
#define	B2R2BLT_HFC4K22Shift		(0x10)
#define	B2R2BLT_HFC4K21			(0xff00)
#define	B2R2BLT_HFC4K21Shift		(0x8)
#define	B2R2BLT_HFC4K20			(0xff)
#define	B2R2BLT_HFC4K20Shift		(0x0)
#define	B2R2BLT_HFC4Mask		(0xffffffff)
#define	B2R2BLT_HFC4TestMask		(0xffffffff)
#define	B2R2BLT_HFC4InitialValue	(0x0)
#define	B2R2BLT_HFC4AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC4			(0xe10)

/* - BLT_HFC5 */
#define	B2R2BLT_HFC5K27			(0xff000000)
#define	B2R2BLT_HFC5K27Shift		(0x18)
#define	B2R2BLT_HFC5K26			(0xff0000)
#define	B2R2BLT_HFC5K26Shift		(0x10)
#define	B2R2BLT_HFC5K25			(0xff00)
#define	B2R2BLT_HFC5K25Shift		(0x8)
#define	B2R2BLT_HFC5K24			(0xff)
#define	B2R2BLT_HFC5K24Shift		(0x0)
#define	B2R2BLT_HFC5Mask		(0xffffffff)
#define	B2R2BLT_HFC5TestMask		(0xffffffff)
#define	B2R2BLT_HFC5InitialValue	(0x0)
#define	B2R2BLT_HFC5AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC5			(0xe14)

/* - BLT_HFC6 */
#define	B2R2BLT_HFC6K33			(0xff000000)
#define	B2R2BLT_HFC6K33Shift		(0x18)
#define	B2R2BLT_HFC6K32			(0xff0000)
#define	B2R2BLT_HFC6K32Shift		(0x10)
#define	B2R2BLT_HFC6K31			(0xff00)
#define	B2R2BLT_HFC6K31Shift		(0x8)
#define	B2R2BLT_HFC6K30			(0xff)
#define	B2R2BLT_HFC6K30Shift		(0x0)
#define	B2R2BLT_HFC6Mask		(0xffffffff)
#define	B2R2BLT_HFC6TestMask		(0xffffffff)
#define	B2R2BLT_HFC6InitialValue	(0x0)
#define	B2R2BLT_HFC6AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC6			(0xe18)

/* - BLT_HFC7 */
#define	B2R2BLT_HFC7K37			(0xff000000)
#define	B2R2BLT_HFC7K37Shift		(0x18)
#define	B2R2BLT_HFC7K36			(0xff0000)
#define	B2R2BLT_HFC7K36Shift		(0x10)
#define	B2R2BLT_HFC7K35			(0xff00)
#define	B2R2BLT_HFC7K35Shift		(0x8)
#define	B2R2BLT_HFC7K34			(0xff)
#define	B2R2BLT_HFC7K34Shift		(0x0)
#define	B2R2BLT_HFC7Mask		(0xffffffff)
#define	B2R2BLT_HFC7TestMask		(0xffffffff)
#define	B2R2BLT_HFC7InitialValue	(0x0)
#define	B2R2BLT_HFC7AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC7			(0xe1c)

/* - BLT_HFC8 */
#define	B2R2BLT_HFC8K43			(0xff000000)
#define	B2R2BLT_HFC8K43Shift		(0x18)
#define	B2R2BLT_HFC8K42			(0xff0000)
#define	B2R2BLT_HFC8K42Shift		(0x10)
#define	B2R2BLT_HFC8K41			(0xff00)
#define	B2R2BLT_HFC8K41Shift		(0x8)
#define	B2R2BLT_HFC8K40			(0xff)
#define	B2R2BLT_HFC8K40Shift		(0x0)
#define	B2R2BLT_HFC8Mask		(0xffffffff)
#define	B2R2BLT_HFC8TestMask		(0xffffffff)
#define	B2R2BLT_HFC8InitialValue	(0x0)
#define	B2R2BLT_HFC8AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC8			(0xe20)

/* - BLT_HFC9 */
#define	B2R2BLT_HFC9K47			(0xff000000)
#define	B2R2BLT_HFC9K47Shift		(0x18)
#define	B2R2BLT_HFC9K46			(0xff0000)
#define	B2R2BLT_HFC9K46Shift		(0x10)
#define	B2R2BLT_HFC9K45			(0xff00)
#define	B2R2BLT_HFC9K45Shift		(0x8)
#define	B2R2BLT_HFC9K44			(0xff)
#define	B2R2BLT_HFC9K44Shift		(0x0)
#define	B2R2BLT_HFC9Mask		(0xffffffff)
#define	B2R2BLT_HFC9TestMask		(0xffffffff)
#define	B2R2BLT_HFC9InitialValue	(0x0)
#define	B2R2BLT_HFC9AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC9			(0xe24)

/* - BLT_HFC10 */
#define	B2R2BLT_HFC10K53		(0xff000000)
#define	B2R2BLT_HFC10K53Shift		(0x18)
#define	B2R2BLT_HFC10K52		(0xff0000)
#define	B2R2BLT_HFC10K52Shift		(0x10)
#define	B2R2BLT_HFC10K51		(0xff00)
#define	B2R2BLT_HFC10K51Shift		(0x8)
#define	B2R2BLT_HFC10K50		(0xff)
#define	B2R2BLT_HFC10K50Shift		(0x0)
#define	B2R2BLT_HFC10Mask		(0xffffffff)
#define	B2R2BLT_HFC10TestMask		(0xffffffff)
#define	B2R2BLT_HFC10InitialValue	(0x0)
#define	B2R2BLT_HFC10AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC10			(0xe28)

/* - BLT_HFC11 */
#define	B2R2BLT_HFC11K57		(0xff000000)
#define	B2R2BLT_HFC11K57Shift		(0x18)
#define	B2R2BLT_HFC11K56		(0xff0000)
#define	B2R2BLT_HFC11K56Shift		(0x10)
#define	B2R2BLT_HFC11K55		(0xff00)
#define	B2R2BLT_HFC11K55Shift		(0x8)
#define	B2R2BLT_HFC11K54		(0xff)
#define	B2R2BLT_HFC11K54Shift		(0x0)
#define	B2R2BLT_HFC11Mask		(0xffffffff)
#define	B2R2BLT_HFC11TestMask		(0xffffffff)
#define	B2R2BLT_HFC11InitialValue	(0x0)
#define	B2R2BLT_HFC11AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC11			(0xe2c)

/* - BLT_HFC12 */
#define	B2R2BLT_HFC12K63		(0xff000000)
#define	B2R2BLT_HFC12K63Shift		(0x18)
#define	B2R2BLT_HFC12K62		(0xff0000)
#define	B2R2BLT_HFC12K62Shift		(0x10)
#define	B2R2BLT_HFC12K61		(0xff00)
#define	B2R2BLT_HFC12K61Shift		(0x8)
#define	B2R2BLT_HFC12K60		(0xff)
#define	B2R2BLT_HFC12K60Shift		(0x0)
#define	B2R2BLT_HFC12Mask		(0xffffffff)
#define	B2R2BLT_HFC12TestMask		(0xffffffff)
#define	B2R2BLT_HFC12InitialValue	(0x0)
#define	B2R2BLT_HFC12AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC12			(0xe30)

/* - BLT_HFC13 */
#define	B2R2BLT_HFC13K67		(0xff000000)
#define	B2R2BLT_HFC13K67Shift		(0x18)
#define	B2R2BLT_HFC13K66		(0xff0000)
#define	B2R2BLT_HFC13K66Shift		(0x10)
#define	B2R2BLT_HFC13K65		(0xff00)
#define	B2R2BLT_HFC13K65Shift		(0x8)
#define	B2R2BLT_HFC13K64		(0xff)
#define	B2R2BLT_HFC13K64Shift		(0x0)
#define	B2R2BLT_HFC13Mask		(0xffffffff)
#define	B2R2BLT_HFC13TestMask		(0xffffffff)
#define	B2R2BLT_HFC13InitialValue	(0x0)
#define	B2R2BLT_HFC13AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC13			(0xe34)

/* - BLT_HFC14 */
#define	B2R2BLT_HFC14K73		(0xff000000)
#define	B2R2BLT_HFC14K73Shift		(0x18)
#define	B2R2BLT_HFC14K72		(0xff0000)
#define	B2R2BLT_HFC14K72Shift		(0x10)
#define	B2R2BLT_HFC14K71		(0xff00)
#define	B2R2BLT_HFC14K71Shift		(0x8)
#define	B2R2BLT_HFC14K70		(0xff)
#define	B2R2BLT_HFC14K70Shift		(0x0)
#define	B2R2BLT_HFC14Mask		(0xffffffff)
#define	B2R2BLT_HFC14TestMask		(0xffffffff)
#define	B2R2BLT_HFC14InitialValue	(0x0)
#define	B2R2BLT_HFC14AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC14			(0xe38)

/* - BLT_HFC15 */
#define	B2R2BLT_HFC15K77		(0xff000000)
#define	B2R2BLT_HFC15K77Shift		(0x18)
#define	B2R2BLT_HFC15K76		(0xff0000)
#define	B2R2BLT_HFC15K76Shift		(0x10)
#define	B2R2BLT_HFC15K75		(0xff00)
#define	B2R2BLT_HFC15K75Shift		(0x8)
#define	B2R2BLT_HFC15K74		(0xff)
#define	B2R2BLT_HFC15K74Shift		(0x0)
#define	B2R2BLT_HFC15Mask		(0xffffffff)
#define	B2R2BLT_HFC15TestMask		(0xffffffff)
#define	B2R2BLT_HFC15InitialValue	(0x0)
#define	B2R2BLT_HFC15AccessType		(INITIAL_TEST)
#define	B2R2BLT_HFC15			(0xe3c)

/* - BLT_VFC0 */
#define	B2R2BLT_VFC0K3			(0xff000000)
#define	B2R2BLT_VFC0K3Shift		(0x18)
#define	B2R2BLT_VFC0K2			(0xff0000)
#define	B2R2BLT_VFC0K2Shift		(0x10)
#define	B2R2BLT_VFC0K1			(0xff00)
#define	B2R2BLT_VFC0K1Shift		(0x8)
#define	B2R2BLT_VFC0K0			(0xff)
#define	B2R2BLT_VFC0K0Shift		(0x0)
#define	B2R2BLT_VFC0Mask		(0xffffffff)
#define	B2R2BLT_VFC0TestMask		(0xffffffff)
#define	B2R2BLT_VFC0InitialValue	(0x0)
#define	B2R2BLT_VFC0AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC0			(0xe90)

/* - BLT_VFC1 */
#define	B2R2BLT_VFC1K12			(0xff000000)
#define	B2R2BLT_VFC1K12Shift		(0x18)
#define	B2R2BLT_VFC1K11			(0xff0000)
#define	B2R2BLT_VFC1K11Shift		(0x10)
#define	B2R2BLT_VFC1K10			(0xff00)
#define	B2R2BLT_VFC1K10Shift		(0x8)
#define	B2R2BLT_VFC1K4			(0xff)
#define	B2R2BLT_VFC1K4Shift		(0x0)
#define	B2R2BLT_VFC1Mask		(0xffffffff)
#define	B2R2BLT_VFC1TestMask		(0xffffffff)
#define	B2R2BLT_VFC1InitialValue	(0x0)
#define	B2R2BLT_VFC1AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC1			(0xe94)

/* - BLT_VFC2 */
#define	B2R2BLT_VFC2K21			(0xff000000)
#define	B2R2BLT_VFC2K21Shift		(0x18)
#define	B2R2BLT_VFC2K20			(0xff0000)
#define	B2R2BLT_VFC2K20Shift		(0x10)
#define	B2R2BLT_VFC2K14			(0xff00)
#define	B2R2BLT_VFC2K14Shift		(0x8)
#define	B2R2BLT_VFC2K13			(0xff)
#define	B2R2BLT_VFC2K13Shift		(0x0)
#define	B2R2BLT_VFC2Mask		(0xffffffff)
#define	B2R2BLT_VFC2TestMask		(0xffffffff)
#define	B2R2BLT_VFC2InitialValue	(0x0)
#define	B2R2BLT_VFC2AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC2			(0xe98)

/* - BLT_VFC3 */
#define	B2R2BLT_VFC3K30			(0xff000000)
#define	B2R2BLT_VFC3K30Shift		(0x18)
#define	B2R2BLT_VFC3K24			(0xff0000)
#define	B2R2BLT_VFC3K24Shift		(0x10)
#define	B2R2BLT_VFC3K23			(0xff00)
#define	B2R2BLT_VFC3K23Shift		(0x8)
#define	B2R2BLT_VFC3K22			(0xff)
#define	B2R2BLT_VFC3K22Shift		(0x0)
#define	B2R2BLT_VFC3Mask		(0xffffffff)
#define	B2R2BLT_VFC3TestMask		(0xffffffff)
#define	B2R2BLT_VFC3InitialValue	(0x0)
#define	B2R2BLT_VFC3AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC3			(0xe9c)

/* - BLT_VFC4 */
#define	B2R2BLT_VFC4K34			(0xff000000)
#define	B2R2BLT_VFC4K34Shift		(0x18)
#define	B2R2BLT_VFC4K33			(0xff0000)
#define	B2R2BLT_VFC4K33Shift		(0x10)
#define	B2R2BLT_VFC4K32			(0xff00)
#define	B2R2BLT_VFC4K32Shift		(0x8)
#define	B2R2BLT_VFC4K31			(0xff)
#define	B2R2BLT_VFC4K31Shift		(0x0)
#define	B2R2BLT_VFC4Mask		(0xffffffff)
#define	B2R2BLT_VFC4TestMask		(0xffffffff)
#define	B2R2BLT_VFC4InitialValue	(0x0)
#define	B2R2BLT_VFC4AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC4			(0xea0)

/* - BLT_VFC5 */
#define	B2R2BLT_VFC5K43			(0xff000000)
#define	B2R2BLT_VFC5K43Shift		(0x18)
#define	B2R2BLT_VFC5K42			(0xff0000)
#define	B2R2BLT_VFC5K42Shift		(0x10)
#define	B2R2BLT_VFC5K41			(0xff00)
#define	B2R2BLT_VFC5K41Shift		(0x8)
#define	B2R2BLT_VFC5K40			(0xff)
#define	B2R2BLT_VFC5K40Shift		(0x0)
#define	B2R2BLT_VFC5Mask		(0xffffffff)
#define	B2R2BLT_VFC5TestMask		(0xffffffff)
#define	B2R2BLT_VFC5InitialValue	(0x0)
#define	B2R2BLT_VFC5AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC5			(0xea4)

/* - BLT_VFC6 */
#define	B2R2BLT_VFC6K52			(0xff000000)
#define	B2R2BLT_VFC6K52Shift		(0x18)
#define	B2R2BLT_VFC6K51			(0xff0000)
#define	B2R2BLT_VFC6K51Shift		(0x10)
#define	B2R2BLT_VFC6K50			(0xff00)
#define	B2R2BLT_VFC6K50Shift		(0x8)
#define	B2R2BLT_VFC6K44			(0xff)
#define	B2R2BLT_VFC6K44Shift		(0x0)
#define	B2R2BLT_VFC6Mask		(0xffffffff)
#define	B2R2BLT_VFC6TestMask		(0xffffffff)
#define	B2R2BLT_VFC6InitialValue	(0x0)
#define	B2R2BLT_VFC6AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC6			(0xea8)

/* - BLT_VFC7 */
#define	B2R2BLT_VFC7K61			(0xff000000)
#define	B2R2BLT_VFC7K61Shift		(0x18)
#define	B2R2BLT_VFC7K60			(0xff0000)
#define	B2R2BLT_VFC7K60Shift		(0x10)
#define	B2R2BLT_VFC7K54			(0xff00)
#define	B2R2BLT_VFC7K54Shift		(0x8)
#define	B2R2BLT_VFC7K53			(0xff)
#define	B2R2BLT_VFC7K53Shift		(0x0)
#define	B2R2BLT_VFC7Mask		(0xffffffff)
#define	B2R2BLT_VFC7TestMask		(0xffffffff)
#define	B2R2BLT_VFC7InitialValue	(0x0)
#define	B2R2BLT_VFC7AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC7			(0xeac)

/* - BLT_VFC8 */
#define	B2R2BLT_VFC8K70			(0xff000000)
#define	B2R2BLT_VFC8K70Shift		(0x18)
#define	B2R2BLT_VFC8K64			(0xff0000)
#define	B2R2BLT_VFC8K64Shift		(0x10)
#define	B2R2BLT_VFC8K63			(0xff00)
#define	B2R2BLT_VFC8K63Shift		(0x8)
#define	B2R2BLT_VFC8K62			(0xff)
#define	B2R2BLT_VFC8K62Shift		(0x0)
#define	B2R2BLT_VFC8Mask		(0xffffffff)
#define	B2R2BLT_VFC8TestMask		(0xffffffff)
#define	B2R2BLT_VFC8InitialValue	(0x0)
#define	B2R2BLT_VFC8AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC8			(0xeb0)

/* - BLT_VFC9 */
#define	B2R2BLT_VFC9K74			(0xff000000)
#define	B2R2BLT_VFC9K74Shift		(0x18)
#define	B2R2BLT_VFC9K73			(0xff0000)
#define	B2R2BLT_VFC9K73Shift		(0x10)
#define	B2R2BLT_VFC9K72			(0xff00)
#define	B2R2BLT_VFC9K72Shift		(0x8)
#define	B2R2BLT_VFC9K71			(0xff)
#define	B2R2BLT_VFC9K71Shift		(0x0)
#define	B2R2BLT_VFC9Mask		(0xffffffff)
#define	B2R2BLT_VFC9TestMask		(0xffffffff)
#define	B2R2BLT_VFC9InitialValue	(0x0)
#define	B2R2BLT_VFC9AccessType		(INITIAL_TEST)
#define	B2R2BLT_VFC9			(0xeb4)

/* Instance values */
#define	asicB2R2BLT_CTL			(0x70130a00)
#define	asicB2R2BLT_ITS			(0x70130a04)
#define	asicB2R2BLT_STA1		(0x70130a08)
#define	asicB2R2BLT_SSBA1		(0x70130a10)
#define	asicB2R2BLT_SSBA2		(0x70130a14)
#define	asicB2R2BLT_SSBA3		(0x70130a18)
#define	asicB2R2BLT_SSBA4		(0x70130a1c)
#define	asicB2R2BLT_SSBA5		(0x70130a20)
#define	asicB2R2BLT_SSBA6		(0x70130a24)
#define	asicB2R2BLT_SSBA7		(0x70130a28)
#define	asicB2R2BLT_SSBA8		(0x70130a2c)
#define	asicB2R2BLT_SSBA9		(0x70130aa0)
#define	asicB2R2BLT_SSBA10		(0x70130aa4)
#define	asicB2R2BLT_SSBA11		(0x70130aa8)
#define	asicB2R2BLT_SSBA12		(0x70130aac)
#define	asicB2R2BLT_SSBA13		(0x70130ab0)
#define	asicB2R2BLT_SSBA14		(0x70130ab4)
#define	asicB2R2BLT_SSBA15		(0x70130ab8)
#define	asicB2R2BLT_SSBA16		(0x70130abc)
#define	asicB2R2BLT_STBA1		(0x70130a30)
#define	asicB2R2BLT_STBA2		(0x70130a34)
#define	asicB2R2BLT_STBA3		(0x70130a38)
#define	asicB2R2BLT_STBA4		(0x70130a3c)
#define	asicB2R2BLT_CQ1_TRIG_IP		(0x70130a40)
#define	asicB2R2BLT_CQ2_TRIG_IP		(0x70130a50)
#define	asicB2R2BLT_CQ1_TRIG_CTL	(0x70130a44)
#define	asicB2R2BLT_CQ2_TRIG_CTL	(0x70130a54)
#define	asicB2R2BLT_CQ1_PACE_CTL	(0x70130a48)
#define	asicB2R2BLT_CQ2_PACE_CTL	(0x70130a58)
#define	asicB2R2BLT_CQ1_IP		(0x70130a4c)
#define	asicB2R2BLT_CQ2_IP		(0x70130a5c)
#define	asicB2R2BLT_AQ1_CTL		(0x70130a60)
#define	asicB2R2BLT_AQ2_CTL		(0x70130a70)
#define	asicB2R2BLT_AQ3_CTL		(0x70130a80)
#define	asicB2R2BLT_AQ4_CTL		(0x70130a90)
#define	asicB2R2BLT_AQ1_IP		(0x70130a64)
#define	asicB2R2BLT_AQ2_IP		(0x70130a74)
#define	asicB2R2BLT_AQ3_IP		(0x70130a84)
#define	asicB2R2BLT_AQ4_IP		(0x70130a94)
#define	asicB2R2BLT_AQ1_LNA		(0x70130a68)
#define	asicB2R2BLT_AQ2_LNA		(0x70130a78)
#define	asicB2R2BLT_AQ3_LNA		(0x70130a88)
#define	asicB2R2BLT_AQ4_LNA		(0x70130a98)
#define	asicB2R2BLT_AQ1_STA		(0x70130a6c)
#define	asicB2R2BLT_AQ2_STA		(0x70130a7c)
#define	asicB2R2BLT_AQ3_STA		(0x70130a8c)
#define	asicB2R2BLT_AQ4_STA		(0x70130a9c)
#define	asicB2R2BLT_SGA1		(0x70130ac0)
#define	asicB2R2BLT_SGA2		(0x70130ac4)
#define	asicB2R2BLT_ITM0		(0x70130ad0)
#define	asicB2R2BLT_ITM1		(0x70130ad4)
#define	asicB2R2BLT_ITM2		(0x70130ad8)
#define	asicB2R2BLT_ITM3		(0x70130adc)
#define	asicB2R2BLT_DFV1		(0x70130af4)
#define	asicB2R2BLT_DFV2		(0x70130af0)
#define	asicB2R2BLT_PRI			(0x70130af8)
#define	asicB2R2BLT_SSBA17		(0x70130900)
#define	asicB2R2BLT_SSBA18		(0x70130904)
#define	asicB2R2BLT_SSBA19		(0x70130908)
#define	asicB2R2BLT_SSBA20		(0x7013090c)
#define	asicB2R2BLT_SSBA21		(0x70130910)
#define	asicB2R2BLT_SSBA22		(0x70130914)
#define	asicB2R2BLT_SSBA23		(0x70130918)
#define	asicB2R2BLT_SSBA24		(0x7013091c)
#define	asicB2R2BLT_STBA5		(0x70130940)
#define	asicB2R2BLT_STBA6		(0x70130944)
#define	asicB2R2BLT_STBA7		(0x70130948)
#define	asicB2R2BLT_STBA8		(0x7013094c)
#define	asicB2R2PLUGS1_OP2		(0x70130b04)
#define	asicB2R2PLUGS2_OP2		(0x70130b24)
#define	asicB2R2PLUGS3_OP2		(0x70130b44)
#define	asicB2R2PLUGS1_CHZ		(0x70130b08)
#define	asicB2R2PLUGS2_CHZ		(0x70130b28)
#define	asicB2R2PLUGS3_CHZ		(0x70130b48)
#define	asicB2R2PLUGS1_MSZ		(0x70130b0c)
#define	asicB2R2PLUGS2_MSZ		(0x70130b2c)
#define	asicB2R2PLUGS3_MSZ		(0x70130b4c)
#define	asicB2R2PLUGS1_PGZ		(0x70130b10)
#define	asicB2R2PLUGS2_PGZ		(0x70130b30)
#define	asicB2R2PLUGS3_PGZ		(0x70130b50)
#define	asicB2R2PLUGT_OP2		(0x70130b84)
#define	asicB2R2PLUGT_CHZ		(0x70130b88)
#define	asicB2R2PLUGT_MSZ		(0x70130b8c)
#define	asicB2R2PLUGT_PGZ		(0x70130b90)
#define	asicB2R2BLT_NIP			(0x70130c00)
#define	asicB2R2BLT_CIC			(0x70130c04)
#define	asicB2R2BLT_INS			(0x70130c08)
#define	asicB2R2BLT_ACK			(0x70130c0c)
#define	asicB2R2BLT_TBA			(0x70130c10)
#define	asicB2R2BLT_TTY			(0x70130c14)
#define	asicB2R2BLT_TXY			(0x70130c18)
#define	asicB2R2BLT_TSZ			(0x70130c1c)
#define	asicB2R2BLT_S1CF		(0x70130c20)
#define	asicB2R2BLT_S2CF		(0x70130c24)
#define	asicB2R2BLT_S1BA		(0x70130c28)
#define	asicB2R2BLT_S1TY		(0x70130c2c)
#define	asicB2R2BLT_S1XY		(0x70130c30)
#define	asicB2R2BLT_S2BA		(0x70130c38)
#define	asicB2R2BLT_S2TY		(0x70130c3c)
#define	asicB2R2BLT_S2XY		(0x70130c40)
#define	asicB2R2BLT_S2SZ		(0x70130c44)
#define	asicB2R2BLT_S2SZ		(0x70130c44)
#define	asicB2R2BLT_S3BA		(0x70130c48)
#define	asicB2R2BLT_S3TY		(0x70130c4c)
#define	asicB2R2BLT_S3XY		(0x70130c50)
#define	asicB2R2BLT_S3SZ		(0x70130c54)
#define	asicB2R2BLT_CWO			(0x70130c58)
#define	asicB2R2BLT_CWS			(0x70130c5c)
#define	asicB2R2BLT_CCO			(0x70130c60)
#define	asicB2R2BLT_CML			(0x70130c64)
#define	asicB2R2BLT_FCTL		(0x70130c68)
#define	asicB2R2BLT_PMK			(0x70130c6c)
#define	asicB2R2BLT_RSF			(0x70130c70)
#define	asicB2R2BLT_RZI			(0x70130c74)
#define	asicB2R2BLT_HFP			(0x70130c78)
#define	asicB2R2BLT_VFP			(0x70130c7c)
#define	asicB2R2BLT_Y_RSF		(0x70130c80)
#define	asicB2R2BLT_Y_RZI		(0x70130c84)
#define	asicB2R2BLT_Y_HFP		(0x70130c88)
#define	asicB2R2BLT_Y_VFP		(0x70130c8c)
#define	asicB2R2BLT_KEY1		(0x70130ca0)
#define	asicB2R2BLT_KEY2		(0x70130ca4)
#define	asicB2R2BLT_SAR			(0x70130cb0)
#define	asicB2R2BLT_USR			(0x70130cb4)
#define	asicB2R2BLT_IVMX0		(0x70130cc0)
#define	asicB2R2BLT_IVMX1		(0x70130cc4)
#define	asicB2R2BLT_IVMX2		(0x70130cc8)
#define	asicB2R2BLT_IVMX3		(0x70130ccc)
#define	asicB2R2BLT_OVMX0		(0x70130cd0)
#define	asicB2R2BLT_OVMX1		(0x70130cd4)
#define	asicB2R2BLT_OVMX2		(0x70130cd8)
#define	asicB2R2BLT_OVMX3		(0x70130cdc)
#define	asicB2R2BLT_VC1R		(0x70130ce8)
#define	asicB2R2BLT_HFC0		(0x70130e00)
#define	asicB2R2BLT_HFC1		(0x70130e04)
#define	asicB2R2BLT_HFC2		(0x70130e08)
#define	asicB2R2BLT_HFC3		(0x70130e0c)
#define	asicB2R2BLT_HFC4		(0x70130e10)
#define	asicB2R2BLT_HFC5		(0x70130e14)
#define	asicB2R2BLT_HFC6		(0x70130e18)
#define	asicB2R2BLT_HFC7		(0x70130e1c)
#define	asicB2R2BLT_HFC8		(0x70130e20)
#define	asicB2R2BLT_HFC9		(0x70130e24)
#define	asicB2R2BLT_HFC10		(0x70130e28)
#define	asicB2R2BLT_HFC11		(0x70130e2c)
#define	asicB2R2BLT_HFC12		(0x70130e30)
#define	asicB2R2BLT_HFC13		(0x70130e34)
#define	asicB2R2BLT_HFC14		(0x70130e38)
#define	asicB2R2BLT_HFC15		(0x70130e3c)
#define	asicB2R2BLT_VFC0		(0x70130e90)
#define	asicB2R2BLT_VFC1		(0x70130e94)
#define	asicB2R2BLT_VFC2		(0x70130e98)
#define	asicB2R2BLT_VFC3		(0x70130e9c)
#define	asicB2R2BLT_VFC4		(0x70130ea0)
#define	asicB2R2BLT_VFC5		(0x70130ea4)
#define	asicB2R2BLT_VFC6		(0x70130ea8)
#define	asicB2R2BLT_VFC7		(0x70130eac)
#define	asicB2R2BLT_VFC8		(0x70130eb0)
#define	asicB2R2BLT_VFC9		(0x70130eb4)
#define	asicB2R2BLT_Y_HFC0		(0x70130d00)
#define	asicB2R2BLT_Y_HFC1		(0x70130d04)
#define	asicB2R2BLT_Y_HFC2		(0x70130d08)
#define	asicB2R2BLT_Y_HFC3		(0x70130d0c)
#define	asicB2R2BLT_Y_HFC4		(0x70130d10)
#define	asicB2R2BLT_Y_HFC5		(0x70130d14)
#define	asicB2R2BLT_Y_HFC6		(0x70130d18)
#define	asicB2R2BLT_Y_HFC7		(0x70130d1c)
#define	asicB2R2BLT_Y_HFC8		(0x70130d20)
#define	asicB2R2BLT_Y_HFC9		(0x70130d24)
#define	asicB2R2BLT_Y_HFC10		(0x70130d28)
#define	asicB2R2BLT_Y_HFC11		(0x70130d2c)
#define	asicB2R2BLT_Y_HFC12		(0x70130d30)
#define	asicB2R2BLT_Y_HFC13		(0x70130d34)
#define	asicB2R2BLT_Y_HFC14		(0x70130d38)
#define	asicB2R2BLT_Y_HFC15		(0x70130d3c)
#define	asicB2R2BLT_Y_VFC0		(0x70130d90)
#define	asicB2R2BLT_Y_VFC1		(0x70130d94)
#define	asicB2R2BLT_Y_VFC2		(0x70130d98)
#define	asicB2R2BLT_Y_VFC3		(0x70130d9c)
#define	asicB2R2BLT_Y_VFC4		(0x70130da0)
#define	asicB2R2BLT_Y_VFC5		(0x70130da4)
#define	asicB2R2BLT_Y_VFC6		(0x70130da8)
#define	asicB2R2BLT_Y_VFC7		(0x70130dac)
#define	asicB2R2BLT_Y_VFC8		(0x70130db0)
#define	asicB2R2BLT_Y_VFC9		(0x70130db4)


//------------------------------------------------------------------------
// Static Register bits defines
//------------------------------------------------------------------------
/* - BLT_AQ_CTL */
#define	B2R2_AQ_Enab			(0x80000000)
#define B2R2_AQ_PRIOR_0 		(0x0)
#define	B2R2_AQ_PRIOR_1 		(0x1)
#define	B2R2_AQ_PRIOR_2			(0x2)
#define	B2R2_AQ_PRIOR_3			(0x3)
#define B2R2_AQ_NODE_REPEAT_INT	(0x100000)
#define B2R2_AQ_STOP_INT		(0x200000)
#define B2R2_AQ_LNA_REACH_INT	(0x400000)
#define B2R2_AQ_COMPLETED_INT	(0x800000)

/* - BLT_CIC */
#define	B2R2_CICGroup18			(0x40000)
#define	B2R2_CICGroup17			(0x20000)
#define	B2R2_OUTPUT_VMx		    (0x10000)
#define	B2R2_INPUT_VMx			(0x00008000)
#define	B2R2_CICGroup14			(0x00004000)
#define	B2R2_CICGroup13			(0x00002000)
#define	B2R2_COLOR_KEY			(0x00001000)
#define	B2R2_FLICKER_FILTER		(0x00000800)
#define	B2R2_LUMA_FILTER		(0x00000400)
#define	B2R2_RGB_CHROMA			(0x00000200)
#define	B2R2_FILTER_CTL_MASK	(0x00000100)
#define	B2R2_CLUT				(0x00000080)
#define	B2R2_CLIP_WIN			(0x00000040)
#define	B2R2_SRC3				(0x00000020)
#define	B2R2_SRC2				(0x00000010)
#define	B2R2_SRC1				(0x00000008)
#define	B2R2_COLOR_FILL			(0x00000004)

/* - BLT_INS */
#define	B2R2_SRC1_FETCH_MEM		(0x00000001)
#define	B2R2_SRC1_COLOR_FILL	(0x00000003)
#define	B2R2_SRC1_DIRECT_COPY	(0x00000004)
#define	B2R2_SRC1_DIRECT_FILL	(0x00000007)
#define	B2R2_SRC2_FETCH_MEM		(0x00000008)
#define	B2R2_SRC2_COLOR_FILL	(0x00000018)
#define B2R2_SRC3_FETCH_MEM		(0x00000020)

/* - BLT_ACK */
#define	B2R2_BYPASS_SRC1    	(0x00000000)
#define	B2R2_LOGICAL_OPER		(0x00000001)
#define	B2R2_BLEND_NOT_PREMULT	(0x00000002)
#define	B2R2_BLEND_PREMULT	    (0x00000003)
#define	B2R2_LOGICAL_FIRST_PASS	(0x00000004)
#define	B2R2_CLIPMASK_BLEND 	(0x00000005)
#define	B2R2_BYPASS_SRC2_SRC3 	(0x00000007)
#define	B2R2_LOGICAL_2ND_PASS	(0x00000008)

/*BLT_TTY */
#define B2R2_ALPHA_RANGE_SHIFT  (0x15)
/*BLT_XY */
#define B2R2_Y_SHIFT  			(0x10)

/*BLT_SCF*/
#define COLOR_ALPHA_SHIFT		(0x18)
#define RED_COLOR_SHIFT			(0x10)
#define GREEN_COLOR_SHIFT		(0x08)
#define BLUE_COLOR_SHIFT		(0x00)

/* SRC REG*/
#define	B2R2_STYCOLOR_FORMShift	(0x10)
#define	B2R2_SSZWIN_HEIGHTShift	(0x10)

/* - BLT_CCO */
#define	B2R2_COLOR_CORREC		(0x00010000)
#define	B2R2_COLOR_REDUC		(0x00020000)
#define	B2R2_CLUT_100_ERRDIF	(0x00080000)
#define	B2R2_CLUT_75_ERRDIF		(0x00100000)
#define	B2R2_CLUT_50_ERRDIF		(0x00180000)
#define	B2R2_CLUT_25_ERRDIF		(0x00200000)
#define	B2R2_CLUT_ADAPT   		(0x00400000)


/** Sources involved */

typedef enum
{
  SOURCE          = 0,
  SOURCE1	      = 1,
  SOURCE2         = 2,
  SOURCE3         = 3,
  SOURCE12		  = 4,  //Both Source1 & Source2 will be used
  SOURCE13		  = 5,  //Both Source1 & Source3 will be used
  SOURCE23		  = 6,  //Both Source2 & Source3 will be used
  SOURCE123       = 7   //All sources (Source1, Source2 & Source3)

}b2r2_source_involved;


typedef enum
{
	BYPASS_SRC1				  		  = 0,
	LOGICAL_OP				  		  = 1,
	BLENDING_FG_NOT_PREMULT	  		  = 2,
	BLENDING_FG_PREMULT		  		  = 3,
	CLIPMASK_LOG_MODE_1ST_PASS		  = 4,
	CLIPMASK_BLENDING_MODE			  = 5,
	BYPASS_SRC2_SRC3				  = 7

}b2r2_alu_op_mode;



typedef struct
{
	unsigned char COLORFILL_EN;
	b2r2_source_involved COLOR_FILL_SOURCE;
	b2r2_alu_op_mode ALU_OP_MODE;

}b2r2_seting_flags;



typedef struct
{
	unsigned char 	  		ALPHA_VAL;
	unsigned char 			SWAP_FG_BG;
	unsigned char 			PREMULTIPLIER;
	unsigned char 			ALPHA_RANGE;

}b2r2_blending_para;


typedef enum
{
	INSIDE_CLIP		= 0,
	OUTSIDE_CLIP	= 1

}b2r2_clip_mode;


typedef struct
{
	unsigned short B2R2_X_CORD;
	unsigned short B2R2_Y_CORD;

}b2r2_win_pos;


typedef struct
{
	b2r2_clip_mode 	    	CLIP_MODE;
	b2r2_win_pos			CLIP_WIN_START_CORD;//Start coordinate of clipped area
	b2r2_win_pos			CLIP_WIN_END_CORD; // End coordinate of clipped area

}b2r2_clip_para;


typedef struct
{
	unsigned int B2R2_KEY1;
	unsigned int B2R2_KEY2;

}b2r2_color_key_val;


typedef struct
{
	b2r2_color_key_val 	COLOR_KEYS_VAL;
	unsigned char			ACK_CKEY;
	unsigned char			CKEY_SEL;

}b2r2_colorkey_para;


typedef struct
{
	unsigned int  S1_SSBA 			:5; //Possible values 1 to 4 or 9 to 12 When CQ used. Odd number for CQ1 & Even number for CQ2
	unsigned int  RESV1				:3;
	unsigned int  S2_SSBA		    :5;	//Possible values 1 to 8 When When CQ used. Odd number for CQ1 & Even number for CQ2
	unsigned int  RESV2				:3;
	unsigned int  S3_SSBA			:5; //Possible values 9 to 16 When When CQ used. Odd number for CQ1 & Even number for CQ2
	unsigned int  RESV3				:3;
	unsigned int  T_STBA			:4;//Possible values 1 to 4.
	unsigned int  A_SGA				:4;//Possible values 1 to 4.

}b2r2_sar;

typedef struct
{
	unsigned int  LUMA_COEFF 		:3;
	unsigned int  LUMA_MAP			:1; //This flag must be set to apply VC1 range functionality on Luma part
	unsigned int  CHROMA_COEFF		:3;
	unsigned int  CHROMA_MAP		:1; //This flag must be set to apply VC1 range functionality on Chroma part
	unsigned int  RESV				:24;

}b2r2_vc1_range;


/** INS flag configuration */

typedef struct
{
	 unsigned long long  CLIPPING_EN	:1 ; // To utilize clip feature set this bit
	 unsigned long long   CLUT_EN				:1 ; // To utilize CLUT feature set this bit
	 unsigned long long   COLORKEY_EN			:1 ;
	 //unsigned double   PLANEMASK_EN			:1 ;
	 unsigned long long   RESIZE_EN				:1 ;
	 unsigned long long   SAR_EN				:1 ; // To utilize SAR feature set this bit
	 unsigned long long   VM_EN					:1 ;
	 unsigned long long   VC1_EN				:1 ;
	 unsigned long long   DITHER_EN				:1 ;
	 unsigned long long   SRC1_RGB_EXP			:1 ;
	 unsigned long long   SRC2_RGB_EXP			:1 ;
	 unsigned long long   SRC1_A1_SUBST_EN		:1 ;
	 unsigned long long   SRC2_A1_SUBST_EN		:1 ;
	 unsigned long long   CHROMA_LEFT_EN		:1 ;
	 unsigned long long   SRC1_SUBBYTE			:1 ;
	 unsigned long long   SRC2_SUBBYTE			:1 ;
	 unsigned long long   TARG_SUBBYTE			:1 ;
	 unsigned long long   SRC1_ALPHA_RANGE		:1 ;
	 unsigned long long   SRC2_ALPHA_RANGE		:1 ;
	 unsigned long long   TARG_ALPHA_RANGE		:1 ;
	 unsigned long long   SRC1_BIGENDIAN		:1 ;
	 unsigned long long   SRC2_BIGENDIAN		:1 ;
	 unsigned long long   TARG_BIGENDIAN		:1 ;
	 unsigned long long   SRC1_HSO				:1 ;
	 unsigned long long   SRC2_HSO				:1 ;
	 unsigned long long   SRC3_HSO				:1 ;
	 unsigned long long   TARG_HSO				:1 ;
	 unsigned long long   SRC1_VSO				:1 ;
	 unsigned long long   SRC2_VSO				:1 ;
	 unsigned long long   SRC3_VSO				:1 ;
	 unsigned long long   TARG_VSO				:1 ;
	 unsigned long long   YCBCR420MB_INPUT	    :1 ; // Set this bit when input image is in 420 format
	 unsigned long long   YCBCR422MB_INPUT	    :1 ; // Set this bit when input image is in 422 format

	 b2r2_seting_flags   		    SETING_FLAGS;
	 b2r2_blending_para				BLEND_PARA;
	 b2r2_clip_para					CLIP_PARA;

	 unsigned int					PMK_VAL;
	 //t_uint32						FILT_CNTL_EN;

	 b2r2_colorkey_para				COLORKEY_PARA;
	 b2r2_sar						SAR_CONFIG;
	 b2r2_vc1_range 				VC1_RANGE;


}b2r2_functionality_ins;




const   unsigned int  h_filt_coef[] = {
0x00000000, 0x00000040, 0x08FD03FF, 0xFE04F93E,
0x13F806FD, 0xFC07F43B, 0x1FF508FB, 0xFB09F134,
0x2BF209FB, 0xFB09F12A, 0x35F209FB, 0xFB08F41E, //Increment less than 1024
0x3CF507FC, 0xFD06F712, 0x3FFA04FE, 0xFF03FC07,

0x05FC0400, 0x04FC0539, 0x0CF906FC, 0x0200FE39,
0x17F608FB, 0x0002F935, 0x20F408FC, 0xFF05F430, //Increment bigger than 1024
0x29F407FD, 0xFD07F328, 0x31F505FF, 0xFC08F31F,
0x38F90200, 0xFB08F614, 0x3AFF0002, 0xFC06F80B,

0x09F906FC, 0x06F90934, 0x10F707FD, 0x05FC0232,
0x17F607FE, 0x04FFFC2F, 0x20F506FF, 0x0201F92A, //Resize 1.3 to 1.4
0x27F60400, 0x0004F625, 0x2DF90102, 0xFF06F51D,
0x31FDFF04, 0xFE07F515, 0x3502FC05, 0xFD07F70D,

0x0BF806FE, 0x06F80B30, 0x12F706FF, 0x06FA052D,
0x18F60400, 0x06FC002C, 0x1FF70201, 0x04FFFD27,
0x24F90003, 0x0300F924, 0x29FDFF04, 0x0102F71D, //Resize 1.4 to 1.5
0x2D00FC06, 0x0004F617, 0x3005FA06, 0xFF06F70F,

 0x13fbfd05, 0xfdfb1325, 0x17fdfc05, 0xfff90f24,
 0x1bfffa04, 0x00f90b24, 0x1f01f903, 0x01f80823,
 0x2204f902, 0x02f90420, 0x2508f801, 0x03f9011d,
 0x250cf900, 0x04fafe1a, 0x2610f9ff, 0x05fcfc15,

 0x1306fdfc, 0xfd061318, 0x1508fefc, 0xfc041217,
 0x160afefb, 0xfc031018, 0x180b00fb, 0xfb010f17,
 0x190d00fb, 0xfb000d17, 0x190f01fb, 0xfb000b16,
 0x191103fc, 0xfbfe0915, 0x1a1204fc, 0xfcfe0812,

 0x0f0902fe, 0x02090f0e, 0x0f0902ff, 0x01080e10,
 0x100a03ff, 0x00070d10, 0x100b0400, 0x00060c0f,
 0x100c0500, 0x00050c0e, 0x110c0600, 0x00040b0e,
 0x110d0700, 0xff030a0f, 0x110e0801, 0xff02090e,

 0x0c090400, 0x04090c0e, 0x0c090501, 0x04080c0d,
 0x0c0a0501, 0x03080b0e, 0x0d0a0602, 0x03070b0c, //Down scale between 5 and 4
 0x0d0a0702, 0x02070a0d, 0x0d0b0703, 0x02060a0c,
 0x0d0b0803, 0x01050a0d, 0x0d0c0804, 0x0105090c,

 0x0b090603, 0x06090b09, 0x0b090603, 0x05080a0c,
 0x0b090603, 0x05080a0c, 0x0b090704, 0x04080a0b, // Downscale bigger than 5
 0x0b0a0704, 0x04070a0b, 0x0b0a0804, 0x0407090b,
 0x0b0a0805, 0x0306090c, 0x0b0a0805, 0x0306090c


};


const   unsigned int  v_filt_coef[] = {

 0x00400000, 0x3c09fd00, 0x13f904fa, 0xf506f539,
 0x08f3311f, 0xf3282af3, 0x1d34f308, 0x3bf507f5,
 0xfa05f912, 0x03fd073f,

 0x053e05fc, 0x3b0ef8fc, 0x18f500ff, 0xf402f938,
 0x05f53121, 0xf4272af4, 0x1e30f607, 0x35f908f4,
 0xff07f615, 0x06f90b37,

 0x0a3c0af8, 0x3b12f6f8,
 0x1bf4fb02, 0xf4fffd35, 0x01f83023, 0xf62729f6,
 0x1e2ef904, 0x31fd06f5, 0x0206f616, 0x07f80d32,

 0x0e380ef6, 0x3815f5f6, 0x1df5f806, 0xf6fb0033,
 0xfefc2d23, 0xf92628f9, 0x1e2cfc00, 0x2e0003f7,
 0x0504f618, 0x05f7112e,

 0x132413fb, 0x2317fdfb,
 0x1afffa0f, 0x01f90b23, 0xf907221d, 0x041f2004,
 0x1c2207f9, 0x240bfa01, 0x0ffbff17, 0xfcfd1424,

 0x10161005, 0x16110605, 0x1308040f, 0x09020e15,
 0x010c1614, 0x0b15150b, 0x13160d00, 0x170f000a,
 0x11ff0813, 0xfe071218,

 0x0f100f09, 0x120f0909,
 0x100a080e, 0x0b070e11, 0x060d1111, 0x0c12110c,
 0x11120d05, 0x120e040c, 0x0f040b11, 0x030a1113,

 0x0e100e0a, 0x0f0e0b0a, 0x0f0b0a0e, 0x0c090d10,
 0x080d100f, 0x0d0f0f0d, 0x10100d08, 0x100e070c,
 0x0f070c0f, 0x060b1010,

 0x0e0e0e0b, 0x0f0e0b0b,
 0x0e0c0b0d, 0x0c0a0d0f, 0x0a0d0f0e, 0x0d0e0f0d,
 0x0f0f0d09, 0x0f0e090c, 0x0e090c0e, 0x080c0f0f
};


const   unsigned int  h_luma_filt_coef[] = {
0x00000000, 0x00000040, 0x08FD03FF, 0xFE04F93E,
0x13F806FD, 0xFC07F43B, 0x1FF508FB, 0xFB09F134,
0x2BF209FB, 0xFB09F12A, 0x35F209FB, 0xFB08F41E, //Increment less than 1024
0x3CF507FC, 0xFD06F712, 0x3FFA04FE, 0xFF03FC07,

0x05FC0400, 0x04FC0539, 0x0CF906FC, 0x0200FE39,
0x17F608FB, 0x0002F935, 0x20F408FC, 0xFF05F430, //Increment bigger than 1024
0x29F407FD, 0xFD07F328, 0x31F505FF, 0xFC08F31F,
0x38F90200, 0xFB08F614, 0x3AFF0002, 0xFC06F80B,

0x09F906FC, 0x06F90934, 0x10F707FD, 0x05FC0232,
0x17F607FE, 0x04FFFC2F, 0x20F506FF, 0x0201F92A, //Resize 1.4 to 1.3
0x27F60400, 0x0004F625, 0x2DF90102, 0xFF06F51D,
0x31FDFF04, 0xFE07F515, 0x3502FC05, 0xFD07F70D,

0x0BF806FE, 0x06F80B30, 0x12F706FF, 0x06FA052D,
0x18F60400, 0x06FC002C, 0x1FF70201, 0x04FFFD27,
0x24F90003, 0x0300F924, 0x29FDFF04, 0x0102F71D, //Resize 1.4 to 1.5
0x2D00FC06, 0x0004F617, 0x3005FA06, 0xFF06F70F,

 0x13fbfd05, 0xfdfb1325, 0x17fdfc05, 0xfff90f24,
 0x1bfffa04, 0x00f90b24, 0x1f01f903, 0x01f80823,
 0x2204f902, 0x02f90420, 0x2508f801, 0x03f9011d,
 0x250cf900, 0x04fafe1a, 0x2610f9ff, 0x05fcfc15,

 0x1306fdfc, 0xfd061318, 0x1508fefc, 0xfc041217,
 0x160afefb, 0xfc031018, 0x180b00fb, 0xfb010f17,
 0x190d00fb, 0xfb000d17, 0x190f01fb, 0xfb000b16,
 0x191103fc, 0xfbfe0915, 0x1a1204fc, 0xfcfe0812,

 0x0f0902fe, 0x02090f0e, 0x0f0902ff, 0x01080e10,
 0x100a03ff, 0x00070d10, 0x100b0400, 0x00060c0f,
 0x100c0500, 0x00050c0e, 0x110c0600, 0x00040b0e,
 0x110d0700, 0xff030a0f, 0x110e0801, 0xff02090e,

 0x0c090400, 0x04090c0e, 0x0c090501, 0x04080c0d,
 0x0c0a0501, 0x03080b0e, 0x0d0a0602, 0x03070b0c, //Downscale between 5 and 4
 0x0d0a0702, 0x02070a0d, 0x0d0b0703, 0x02060a0c,
 0x0d0b0803, 0x01050a0d, 0x0d0c0804, 0x0105090c,

 0x0b090603, 0x06090b09, 0x0b090603, 0x05080a0c,
 0x0b090603, 0x05080a0c, 0x0b090704, 0x04080a0b, // Downscale bigger than 5
 0x0b0a0704, 0x04070a0b, 0x0b0a0804, 0x0407090b,
 0x0b0a0805, 0x0306090c, 0x0b0a0805, 0x0306090c
};


const   unsigned int  v_luma_filt_coef[] = {

 0x00400000, 0x3c09fd00, 0x13f904fa, 0xf506f539,
 0x08f3311f, 0xf3282af3, 0x1d34f308, 0x3bf507f5,
 0xfa05f912, 0x03fd073f,

 0x053e05fc, 0x3b0ef8fc, 0x18f500ff, 0xf402f938,
 0x05f53121, 0xf4272af4, 0x1e30f607, 0x35f908f4,
 0xff07f615, 0x06f90b37,

 0x0a3c0af8, 0x3b12f6f8,
 0x1bf4fb02, 0xf4fffd35, 0x01f83023, 0xf62729f6,
 0x1e2ef904, 0x31fd06f5, 0x0206f616, 0x07f80d32,

 0x0e380ef6, 0x3815f5f6, 0x1df5f806, 0xf6fb0033,
 0xfefc2d23, 0xf92628f9, 0x1e2cfc00, 0x2e0003f7,
 0x0504f618, 0x05f7112e,

 0x132413fb, 0x2317fdfb,
 0x1afffa0f, 0x01f90b23, 0xf907221d, 0x041f2004,
 0x1c2207f9, 0x240bfa01, 0x0ffbff17, 0xfcfd1424,

 0x10161005, 0x16110605, 0x1308040f, 0x09020e15,
 0x010c1614, 0x0b15150b, 0x13160d00, 0x170f000a,
 0x11ff0813, 0xfe071218,

 0x0f100f09, 0x120f0909,
 0x100a080e, 0x0b070e11, 0x060d1111, 0x0c12110c,
 0x11120d05, 0x120e040c, 0x0f040b11, 0x030a1113,

 0x0e100e0a, 0x0f0e0b0a, 0x0f0b0a0e, 0x0c090d10,
 0x080d100f, 0x0d0f0f0d, 0x10100d08, 0x100e070c,
 0x0f070c0f, 0x060b1010,

 0x0e0e0e0b, 0x0f0e0b0b,
 0x0e0c0b0d, 0x0c0a0d0f, 0x0a0d0f0e, 0x0d0e0f0d,
 0x0f0f0d09, 0x0f0e090c, 0x0e090c0e, 0x080c0f0f
};


typedef struct
{
	unsigned short HSRC_INC ;
	unsigned short VSRC_INC ;

}b2r2_rsf;


typedef struct
{
	unsigned int B2R2_HFP;
	unsigned int B2R2_VFP;

}b2r2_filter_coeff;


typedef enum
{
	CHROMA_FILTER_CNTL = 0, //Use this enum to get setting for chroma filter
	RESIZE_FILTER_CNTL	= 0, //Use this enum to get setting for resizing filter when image is in RGB format
	LUMA_FILTER_CNTL = 1, //Use this enum to get setting for luma filter

}b2r2_filter_control;


typedef enum
{
	HORIZONTAL_FILTER = 0,
	VERTICAL_FILTER = 1,

}b2r2_filter;


typedef struct
{
	unsigned short B2R2_WIN_WIDTH;
	unsigned short B2R2_WIN_HEIGHT;

}b2r2_win_size;


typedef struct
{

  unsigned int h_phy;
  unsigned int v_phy;
  unsigned int h_luma_phy;
  unsigned int v_luma_phy;

} b2r2_coeff_address;




typedef struct
{
	unsigned int B2R2_NIP;
	unsigned int B2R2_CIC;
	unsigned int B2R2_INS;
	unsigned int B2R2_ACK;

} b2r2_system;

typedef enum
{
	RGB565     		= 0,
	RGB888			= 1,
	ARGB8565		= 4,
	ARGB8888		= 5,
	ARGB1555		= 6,
	ARGB4444		= 7,
	YCBCR888		= 16,
	YCBCR422R		= 18,
    AYCBCR8888		= 21,
    YCBCR42XMB		= 20,
    YCBCR42XR2B		= 22,
    YCBCR42XMBN		= 14,
    CLUT1			= 8,
    CLUT2			= 9,
    CLUT4			= 10,
    CLUT8			= 11,
    ACLUT44			= 12,
    ACLUT88			= 13,
    A1				= 24,
    A8				= 25,
	YUV				= 30

}b2r2_color_form;


typedef struct
{
	unsigned int B2R2_TBA;
	unsigned int B2R2_TTY;
	unsigned int B2R2_TXY;
	unsigned int B2R2_TSZ;

}b2r2_target;


typedef struct
{
	b2r2_color_form 	COLOR_FORM;
	b2r2_win_size       WIN_SIZE;
	unsigned char		MEM_ALIGHNMENT;

}b2r2_format_win_size_para;


typedef struct
{
	unsigned int B2R2_SBA;
	unsigned int B2R2_STY;
	unsigned int B2R2_SXY;
	unsigned int B2R2_SSZ;

}b2r2_src_config;


typedef enum
{
	FCTL_CONFIG = 0, // FCTL Configuration enable only
	PMK_CONFIG = 1, // PLANMASK Configuration enable
	FCTL_PMK_EN = 2, // Enable both FCTL & PLANMASK

}b2r2_fctl_pmk;



typedef struct
{
	unsigned int  HSRC_INIT 	:10;
	unsigned int  RESV1			:2;
	unsigned int  HNB_REPEAT	:3;
	unsigned int  RESV2			:1;
	unsigned int  VSRC_INIT	    :10;
	unsigned int  RESV3			:2;
	unsigned int  VNB_REPEAT	:3;
	unsigned int  RESV4			:1;

}b2r2_rzi;


typedef struct
{
	b2r2_rsf					RSF;
	b2r2_rzi 		    		RESIZE_INIT;
	b2r2_filter_coeff    		FILTER_COEF;

}b2r2_filter_para;



typedef enum
{
	SAR_CONFIG_EN = 0,       // Only SAR register configuration
	USER_CONFIG_EN = 1,      // Only User register configuration
	SAR_USER_CONFIG_EN = 2,  // Both SAR & User registers configuration

}b2r2_sar_user;




typedef struct
{
	unsigned char VM_FLAG;         // This Flag indicate which VM will be used. if 'VM_FLAG =0' , output VM will be used  & if 'VM_FLAG =1', input VM will be used.
	unsigned int  VM0;            //VM0 coefficient. Please refer B2R2 spec for possible values.
	unsigned int  VM1;			 //VM1 coefficient. Please refer B2R2 spec for possible values & so on.
	unsigned int  VM2;
	unsigned int  VM3;

}b2r2_versatile_matrix_reg;



typedef struct
{
	b2r2_format_win_size_para  SRC1_FORMAT_WIN_SIZE_PARA;
	b2r2_format_win_size_para  SRC2_FORMAT_WIN_SIZE_PARA;
	b2r2_format_win_size_para  SRC3_FORMAT_WIN_SIZE_PARA;
	b2r2_format_win_size_para  TARG_FORMAT_WIN_SIZE_PARA;
	b2r2_win_pos			   SRC1_WIN_POS;
	b2r2_win_pos			   SRC2_WIN_POS;
	b2r2_win_pos			   SRC3_WIN_POS;
	b2r2_win_pos			   TARG_WIN_POS;

}b2r2_targ_three_src_color_size_pos_para;


typedef struct
{
	unsigned int   NODE_PT;
	unsigned int   NEXT_NODE_PT;
	unsigned int   SRC1_MEM_ADDR;
	unsigned int   SRC2_MEM_ADDR;
	unsigned int   SRC3_MEM_ADDR;
	unsigned int   TARG_MEM_ADDR;

}b2r2_node_and_image_addr;


typedef struct
{
	unsigned char B2R2_RED;
	unsigned char B2R2_GREEN;
	unsigned char B2R2_BLUE;
	unsigned char COLOR_ALPHA;

}b2r2_color_comp;

typedef struct
{
	b2r2_color_form 	COLOR_FORM;
	b2r2_win_size       WIN_SIZE;
	b2r2_color_comp     COLOR_COMP;
	unsigned char		PITCH;

}b2r2_colour_win_size_para;


#define B2R2_GFX_COPY_NODESIZE  (48)

typedef struct
{
	unsigned short DIRECT_COPY			:1 ; //Direct copy flag is applicable only with source1
	unsigned short COLORFILL_EN		    :1 ; //Colorfil flag is applicable only with source1 & source2
	unsigned short DIRECT_FILL			:1 ;//Direct colorfil flag is applicable only with source1

}b2r2_color_copy_flags;


typedef struct
{
	unsigned int  B2R2_S1CF;
	unsigned int  B2R2_S2CF;

}b2r2_color_fill;


typedef struct
{
	unsigned int  NODE_PT;          //Address of Node
	unsigned int  NEXT_NODE_PT;     //Address of Next Node
	unsigned int  SRC_MEM_ADDR;     //Address of source data
	unsigned int  TARG_MEM_ADDR;    //Address of target location.

}b2r2_node_src_targ_addr;


typedef struct
{
	b2r2_format_win_size_para  SRC_FORMAT_WIN_SIZE_PARA;
	b2r2_format_win_size_para  TARG_FORMAT_WIN_SIZE_PARA;
	b2r2_win_pos			   SRC_WIN_POS;
	b2r2_win_pos			   TARG_WIN_POS;
	unsigned int 		   	   COLOR_CONFIG;


}b2r2_targ_one_src_color_size_pos_para;


typedef enum
{
	ROT_90 = 1,
	ROT_180 = 2,
	ROT_270 = 3

}b2r2_rot_type;


typedef struct
{

	b2r2_system 		GROUP0;
	b2r2_target 		GROUP1;
	b2r2_src_config	    GROUP345;

}b2r2_copy_node;

#define B2R2_ROTATE_NODE (48)

/////////////////////////////////////////

typedef struct
{
	 unsigned int B2R2_CWO;
	 unsigned int B2R2_CWS;

}b2r2_clip;

typedef struct
{
	 unsigned int B2R2_KEY1;
	 unsigned int B2R2_KEY2;

}b2r2_color_key;

typedef struct
{
	unsigned int B2R2_CCO;
	unsigned int B2R2_CML;
}b2r2_clut;

typedef struct
{
	unsigned int B2R2_FCTL;
	unsigned int B2R2_PMK;
}b2r2_rsz_pl_mask;

typedef struct
{
	unsigned int B2R2_RSF;
	unsigned int B2R2_RZI;
	unsigned int B2R2_HFP;
	unsigned int B2R2_VFP;

}b2r2_Cr_luma_rsz;

typedef struct
{
	unsigned int B2R2_Coeff0;
	unsigned int B2R2_Coeff1;
	unsigned int B2R2_Coeff2;
	unsigned int B2R2_Coeff3;

}b2r2_flikr_filter;

typedef struct
{
	unsigned int B2R2_XYL;
	unsigned int B2R2_XYP;

}b2r2_xyl;

typedef struct
{
	unsigned int B2R2_SAR;
	unsigned int B2R2_USR;
	//unsigned int B2R2_RESERVED[2];

}b2r2_sau;
typedef struct
{
	unsigned int B2R2_VMX0;
	unsigned int B2R2_VMX1;
	unsigned int B2R2_VMX2;
	unsigned int B2R2_VMX3;
}b2r2_vm;
typedef struct
{

	b2r2_system 		GROUP0;
	b2r2_target 		GROUP1;
	b2r2_color_fill     GROUP2;
	b2r2_src_config	    GROUP3;
	b2r2_src_config     GROUP4;
	b2r2_src_config     GROUP5;
	b2r2_clip           GROUP6;
	b2r2_clut           GROUP7;
	b2r2_rsz_pl_mask	GROUP8;
	b2r2_Cr_luma_rsz    GROUP9;
	b2r2_Cr_luma_rsz    GROUP10;
	b2r2_flikr_filter	GROUP11;
	b2r2_color_key      GROUP12;
	b2r2_xyl  			GROUP13;
	b2r2_sau			GROUP14;
	b2r2_vm				GROUP15;
	b2r2_vm				GROUP16;
	unsigned int B2R2_RESERVED[2];

}b2r2_link_list;

/*************************************************************************************/
/*************************************************************************************/
/*************************************************************************************/
/*************************************************************************************/
/*******************tested unused protype*********************************************/
/*************************************************************************************/
/*************************************************************************************/
/*************************************************************************************/
/*************************************************************************************/
/*************************************************************************************/
/*************************************************************************************/
#if 0

#define B2R2_GFX_BLEND_NODESIZE (64)
#define B2R2_GFX_CLIP_NODESIZE  (64)



typedef struct
{
	b2r2_system 		GROUP0;
	b2r2_target 		GROUP1;
	b2r2_src_config	    GROUP3;
	b2r2_clip           GROUP6;

}b2r2_rect_clip_without_color_fill;

typedef struct
{
	b2r2_system 		GROUP0;
	b2r2_target 		GROUP1;
	b2r2_color_fill     GROUP2;
	b2r2_src_config	    GROUP3;
	b2r2_clip           GROUP6;

}b2r2_rect_clip_with_color_fill;



typedef struct
{
	b2r2_one_src_without_color_fill src;
	b2r2_color_key GROUP12;

}b2r2_colour_key_colfill;

typedef struct
{
	b2r2_system 		GROUP0;
	b2r2_target 		GROUP1;
	b2r2_color_fill     GROUP2;
	b2r2_src_config	    GROUP3;
}b2r2_fill_Rect;

typedef struct
{
	b2r2_system 		GROUP0;
	b2r2_target 		GROUP1;
	b2r2_src_config	    GROUP3;
}b2r2_one_src_without_color_fill;

typedef struct
{
	b2r2_system 		GROUP0;
	b2r2_target 		GROUP1;
	b2r2_src_config	    GROUP3;
	b2r2_src_config     GROUP4;

}b2r2_src1_src2_without_color_fill;


typedef struct
{

	b2r2_system 		GROUP0;
	b2r2_target 		GROUP1;
	b2r2_color_fill     GROUP2;
	b2r2_src_config	    GROUP3;
	b2r2_src_config     GROUP4;

}b2r2_src1_src2_with_color_fill;




#endif


#ifdef __cplusplus
}
#endif /* _cplusplus */

#endif /* !defined(__B2R2_GLOBAL_H) */