summaryrefslogtreecommitdiff
path: root/arch/arm/mach-ux500/board-mop500.c
diff options
context:
space:
mode:
authorPhilippe Langlais <philippe.langlais@linaro.org>2011-05-09 14:44:24 +0200
committerUlf Hansson <ulf.hansson@stericsson.com>2011-09-19 15:15:05 +0200
commitcac597ec85cc3a7d2e8d8e9bfd5b7b9bd2c22537 (patch)
tree85313762287cd43d1d6f6f1a8b5c4a3954703738 /arch/arm/mach-ux500/board-mop500.c
parent54368266d25448c56370d21743cda513b09436d9 (diff)
regulators: Set SysClkReq6 pin in GPIO mode
Set SysClkReq6 pin in GPIO mode as it is not used and this will save power on VbatA. Also, as there is a problem with Vsmps2 low power mode on HREFP V2 V7x boards, so the Vsmps2 is forced in high power mode until that issue is solved. Note that Vsmps2 is already in high power mode before this patch is applied because the SysClkReq6 pin is not connected and pulled high which requests Vsmps2 in high power mode. ST-Ericsson Linux next: - ST-Ericsson ID: ER 324615 ST-Ericsson FOSS-OUT ID: Trivial Change-Id: I1fbd203227bad9e781f618a213016ecf1efdd1c2 Signed-off-by: Bengt Jonsson <bengt.g.jonsson@stericsson.com> Reviewed-on: http://gerrit.lud.stericsson.com/gerrit/20324 Reviewed-by: Yvan FILLION <yvan.fillion@stericsson.com> Conflicts: arch/arm/mach-ux500/board-mop500.c
Diffstat (limited to 'arch/arm/mach-ux500/board-mop500.c')
-rw-r--r--arch/arm/mach-ux500/board-mop500.c17
1 files changed, 10 insertions, 7 deletions
diff --git a/arch/arm/mach-ux500/board-mop500.c b/arch/arm/mach-ux500/board-mop500.c
index 4a9f9d71034..f22a7cce861 100644
--- a/arch/arm/mach-ux500/board-mop500.c
+++ b/arch/arm/mach-ux500/board-mop500.c
@@ -99,18 +99,21 @@ static struct ab8500_gpio_platform_data ab8500_gpio_pdata = {
* register. This is the array of 7 configuration settings.
* One has to compile time decide these settings. Below is the
* explaination of these setting
- * GpioSel1 = 0x07 => Pin GPIO1 (SysClkReq2)
+ * GpioSel1 = 0x0F => Pin GPIO1 (SysClkReq2)
* Pin GPIO2 (SysClkReq3)
- * Pin GPIO3 (SysClkReq4) are configured as GPIO
- * GpioSel2 = 0x9E => Pins GPIO10..13 & GPIO16 are configured as GPIO
- * GpioSel3 = 0x80 => Pin GPIO24 is configured as GPIO
- * GpioSel4 = 0x01 => Pin GPIo25 is configured as GPIO
- * GpioSel5 = 0x7A => Pins GPIO34, GPIO36 to GPIO39 are conf as GPIO
+ * Pin GPIO3 (SysClkReq4)
+ * Pin GPIO4 (SysClkReq6) are configured as GPIO
+ * GpioSel3 = 0x80 => Pin GPIO24 (SysClkReq7) is configured as GPIO
+ * GpioSel4 = 0x01 => Pin GPIO25 (SysClkReq8) is configured as GPIO
+ * GpioSel5 = 0x7A => Pin GPIO36 (ApeSpiClk)
+ Pin GPIO37 (ApeSpiCSn)
+ Pin GPIO38 (ApeSpiDout)
+ Pin GPIO39 (ApeSpiDin) are configured as GPIO
* GpioSel6 = 0x02 => Pin GPIO42 (SysClkReq5) is configured as GPIO
* AlternaFunction = 0x00 => If Pins GPIO10 to 13 are not configured
* as GPIO then this register selectes the alternate fucntions
*/
- .config_reg = {0x07, 0x9E, 0x80, 0x01,
+ .config_reg = {0x0F, 0x9E, 0x80, 0x01,
0x7A, 0x02, 0x00},
};