1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
|
/*
* Copyright (C) ST-Ericsson SA 2010
*
* Author: Rabin Vincent <rabin.vincent@stericsson.com> for ST-Ericsson
* License terms: GNU General Public License (GPL) version 2
*/
#include <linux/platform_device.h>
#include <linux/io.h>
#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/sys_soc.h>
#include <linux/clksrc-dbx500-prcmu.h>
#include <linux/mfd/dbx500-prcmu.h>
#include <asm/cacheflush.h>
#include <asm/hardware/cache-l2x0.h>
#include <asm/hardware/gic.h>
#include <asm/mach/map.h>
#include <asm/localtimer.h>
#include <mach/hardware.h>
#include <mach/setup.h>
#include <mach/devices.h>
#include <mach/reboot_reasons.h>
#include <mach/pm.h>
#include "clock.h"
void __iomem *_PRCMU_BASE;
#ifdef CONFIG_CACHE_L2X0
static void __iomem *l2x0_base;
#endif
void __init ux500_init_devices(void)
{
#ifdef CONFIG_CACHE_L2X0
BUG_ON(!l2x0_base);
/*
* Unlock Data and Instruction Lock if locked. This is done here
* instead of in l2x0_init since doing it there appears to cause the
* second core boot to occasionaly fail.
*/
if (readl_relaxed(l2x0_base + L2X0_LOCKDOWN_WAY_D) & 0xFF)
writel_relaxed(0x0, l2x0_base + L2X0_LOCKDOWN_WAY_D);
if (readl_relaxed(l2x0_base + L2X0_LOCKDOWN_WAY_I) & 0xFF)
writel_relaxed(0x0, l2x0_base + L2X0_LOCKDOWN_WAY_I);
#endif
}
static void ux500_restart(char mode, const char *cmd)
{
unsigned short reset_code;
reset_code = reboot_reason_code(cmd);
prcmu_system_reset(reset_code);
mdelay(1000);
printk("Reboot via PRCMU failed -- System halted\n");
while (1);
}
void __init ux500_init_irq(void)
{
void __iomem *dist_base;
void __iomem *cpu_base;
if (cpu_is_u5500()) {
dist_base = __io_address(U5500_GIC_DIST_BASE);
cpu_base = __io_address(U5500_GIC_CPU_BASE);
} else if (cpu_is_u8500()) {
dist_base = __io_address(U8500_GIC_DIST_BASE);
cpu_base = __io_address(U8500_GIC_CPU_BASE);
} else
ux500_unknown_soc();
gic_init(0, 29, dist_base, cpu_base);
/*
* On WD reboot gic is in some cases decoupled.
* This will make sure that the GIC is correctly configured.
*/
ux500_pm_gic_recouple();
/*
* Init clocks here so that they are available for system timer
* initialization.
*/
prcmu_early_init();
arm_pm_restart = ux500_restart;
clk_init();
}
#ifdef CONFIG_CACHE_L2X0
static inline void ux500_cache_wait(void __iomem *reg, unsigned long mask)
{
/* wait for the operation to complete */
while (readl_relaxed(reg) & mask)
;
}
static inline void ux500_cache_sync(void)
{
void __iomem *base = l2x0_base;
writel_relaxed(0, base + L2X0_CACHE_SYNC);
ux500_cache_wait(base + L2X0_CACHE_SYNC, 1);
}
/*
* The L2 cache cannot be turned off in the non-secure world.
* Dummy until a secure service is in place.
*/
static void ux500_l2x0_disable(void)
{
}
/*
* This is only called when doing a kexec, just after turning off the L2
* and L1 cache, and it is surrounded by a spinlock in the generic version.
* However, we're not really turning off the L2 cache right now and the
* PL310 does not support exclusive accesses (used to implement the spinlock).
* So, the invalidation needs to be done without the spinlock.
*/
static void ux500_l2x0_inv_all(void)
{
void __iomem *base = l2x0_base;
uint32_t l2x0_way_mask = (1<<16) - 1; /* Bitmask of active ways */
/* invalidate all ways */
writel_relaxed(l2x0_way_mask, base + L2X0_INV_WAY);
ux500_cache_wait(base + L2X0_INV_WAY, l2x0_way_mask);
ux500_cache_sync();
}
static int ux500_l2x0_init(void)
{
if (cpu_is_u5500())
l2x0_base = __io_address(U5500_L2CC_BASE);
else if (cpu_is_u8500())
l2x0_base = __io_address(U8500_L2CC_BASE);
else
ux500_unknown_soc();
/* 64KB way size, 8 way associativity, force WA */
l2x0_init(l2x0_base, 0x3e060000, 0xc0000fff);
/* Override invalidate function */
outer_cache.disable = ux500_l2x0_disable;
outer_cache.inv_all = ux500_l2x0_inv_all;
return 0;
}
early_initcall(ux500_l2x0_init);
#endif
#ifdef CONFIG_SYS_SOC
#define U8500_BB_UID_BASE (U8500_BACKUPRAM1_BASE + 0xFC0)
#define U8500_BB_UID_LENGTH 5
static ssize_t ux500_get_machine(char *buf, struct sysfs_soc_info *si)
{
return sprintf(buf, "DB%2x00\n", dbx500_id.partnumber);
}
static ssize_t ux500_get_soc_id(char *buf, struct sysfs_soc_info *si)
{
void __iomem *uid_base;
int i;
ssize_t sz = 0;
if (dbx500_id.partnumber == 0x85) {
uid_base = __io_address(U8500_BB_UID_BASE);
for (i = 0; i < U8500_BB_UID_LENGTH; i++)
sz += sprintf(buf + sz, "%08x",
readl(uid_base + i * sizeof(u32)));
sz += sprintf(buf + sz, "\n");
} else {
/* Don't know where it is located for U5500 */
sz = sprintf(buf, "N/A\n");
}
return sz;
}
static ssize_t ux500_get_revision(char *buf, struct sysfs_soc_info *si)
{
unsigned int rev = dbx500_id.revision;
if (rev == 0x01)
return sprintf(buf, "%s\n", "ED");
else if (rev >= 0xA0)
return sprintf(buf, "%d.%d\n" ,
(rev >> 4) - 0xA + 1, rev & 0xf);
return sprintf(buf, "%s", "Unknown\n");
}
static ssize_t ux500_get_process(char *buf, struct sysfs_soc_info *si)
{
if (dbx500_id.process == 0x00)
return sprintf(buf, "Standard\n");
return sprintf(buf, "%02xnm\n", dbx500_id.process);
}
static ssize_t ux500_get_reset_code(char *buf, struct sysfs_soc_info *si)
{
return sprintf(buf, "0x%04x\n", prcmu_get_reset_code());
}
static ssize_t ux500_get_reset_reason(char *buf, struct sysfs_soc_info *si)
{
return sprintf(buf, "%s\n",
reboot_reason_string(prcmu_get_reset_code()));
}
static struct sysfs_soc_info soc_info[] = {
SYSFS_SOC_ATTR_CALLBACK("machine", ux500_get_machine),
SYSFS_SOC_ATTR_VALUE("family", "Ux500"),
SYSFS_SOC_ATTR_CALLBACK("soc_id", ux500_get_soc_id),
SYSFS_SOC_ATTR_CALLBACK("revision", ux500_get_revision),
SYSFS_SOC_ATTR_CALLBACK("process", ux500_get_process),
SYSFS_SOC_ATTR_CALLBACK("reset_code", ux500_get_reset_code),
SYSFS_SOC_ATTR_CALLBACK("reset_reason", ux500_get_reset_reason),
};
static int __init ux500_sys_soc_init(void)
{
return register_sysfs_soc(soc_info, ARRAY_SIZE(soc_info));
}
module_init(ux500_sys_soc_init);
#endif
|
