summaryrefslogtreecommitdiff
path: root/cpu/mpc85xx/start.S
diff options
context:
space:
mode:
authorMichael Brandt <Michael.Brandt@stericsson.com>2010-01-13 17:34:25 +0100
committerMichael Brandt <Michael.Brandt@stericsson.com>2010-01-13 17:34:25 +0100
commitc8f05f17eb440b3ef88d9417bf02797475583737 (patch)
tree81e1bf25dd75b1bad7ba738dd15eb76d882912ea /cpu/mpc85xx/start.S
parent074f516bda136e5464499fc63a854d8469f8e9fb (diff)
parent2ff6922280025c1315c53fa2eb4ab33f0c9591de (diff)
Merge branch 'master' of http://git.denx.de/u-boot
Diffstat (limited to 'cpu/mpc85xx/start.S')
-rw-r--r--cpu/mpc85xx/start.S8
1 files changed, 7 insertions, 1 deletions
diff --git a/cpu/mpc85xx/start.S b/cpu/mpc85xx/start.S
index 6a865283d..7e60e67c3 100644
--- a/cpu/mpc85xx/start.S
+++ b/cpu/mpc85xx/start.S
@@ -1,5 +1,5 @@
/*
- * Copyright 2004, 2007-2009 Freescale Semiconductor.
+ * Copyright 2004, 2007-2009 Freescale Semiconductor, Inc.
* Copyright (C) 2003 Motorola,Inc.
*
* See file CREDITS for list of people who contributed to this
@@ -102,6 +102,12 @@ _start_e500:
*
*/
+#if defined(CONFIG_E500MC) && defined(CONFIG_SYS_CACHE_STASHING)
+ /* set stash id to (coreID) * 2 + 32 + L1 CT (0) */
+ li r2,(32 + 0)
+ mtspr L1CSR2,r2
+#endif
+
lis r2,L1CSR0_CPE@H /* enable parity */
ori r2,r2,L1CSR0_DCE
mtspr L1CSR0,r2 /* enable L1 Dcache */