summaryrefslogtreecommitdiff
path: root/include/asm-arm/arch-davinci/emif_defs.h
blob: d67292f4b4bf16f4cbe947848873859c39c2a402 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
/*
 * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */
#ifndef _EMIF_DEFS_H_
#define _EMIF_DEFS_H_

#include <asm/arch/hardware.h>

typedef struct {
	dv_reg		ERCSR;
	dv_reg		AWCCR;
	dv_reg		SDBCR;
	dv_reg		SDRCR;
	dv_reg		AB1CR;
	dv_reg		AB2CR;
	dv_reg		AB3CR;
	dv_reg		AB4CR;
	dv_reg		SDTIMR;
	dv_reg		DDRSR;
	dv_reg		DDRPHYCR;
	dv_reg		DDRPHYSR;
	dv_reg		TOTAR;
	dv_reg		TOTACTR;
	dv_reg		DDRPHYID_REV;
	dv_reg		SDSRETR;
	dv_reg		EIRR;
	dv_reg		EIMR;
	dv_reg		EIMSR;
	dv_reg		EIMCR;
	dv_reg		IOCTRLR;
	dv_reg		IOSTATR;
	u_int8_t	RSVD0[8];
	dv_reg		NANDFCR;
	dv_reg		NANDFSR;
	u_int8_t	RSVD1[8];
	dv_reg		NANDFECC[4];
	u_int8_t	RSVD2[60];
	dv_reg		NAND4BITECCLOAD;
	dv_reg		NAND4BITECC1;
	dv_reg		NAND4BITECC2;
	dv_reg		NAND4BITECC3;
	dv_reg		NAND4BITECC4;
	dv_reg		NANDERRADD1;
	dv_reg		NANDERRADD2;
	dv_reg		NANDERRVAL1;
	dv_reg		NANDERRVAL2;
} emif_registers;

typedef emif_registers	*emifregs;

#define DAVINCI_NANDFCR_4BIT_ECC_SEL_MASK		(3 << 4)
#define DAVINCI_NANDFCR_4BIT_ECC_SEL(n)			((n-2) << 4)

#define DAVINCI_NANDFCR_1BIT_ECC_START(n)		(1 << (8 + (n-2)))

#define DAVINCI_NANDFCR_4BIT_ECC_START			(1 << 12)
#define DAVINCI_NANDFCR_4BIT_CALC_START			(1 << 13)

#endif