summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorVille Syrjälä <ville.syrjala@linux.intel.com>2015-03-16 13:36:50 +0200
committerVille Syrjälä <ville.syrjala@linux.intel.com>2015-03-24 15:30:20 +0200
commitac28ecefe04ef2961baa78b949e05d87eee55e3f (patch)
tree7a5492dc15a70cb8db8db2f19968e073ed0ae8cb
parent0a3ef582daa961047dabf3008177f60db8984b03 (diff)
lib: Allow 32bit addresses for IOSF-SB registers
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
-rw-r--r--lib/intel_io.h8
-rw-r--r--lib/intel_iosf.c8
2 files changed, 8 insertions, 8 deletions
diff --git a/lib/intel_io.h b/lib/intel_io.h
index 8293353c..04aa3fd4 100644
--- a/lib/intel_io.h
+++ b/lib/intel_io.h
@@ -53,10 +53,10 @@ void intel_flisdsi_reg_write(uint32_t reg, uint32_t val);
uint32_t intel_iosf_sb_read(uint32_t port, uint32_t reg);
void intel_iosf_sb_write(uint32_t port, uint32_t reg, uint32_t val);
-int intel_punit_read(uint8_t addr, uint32_t *val);
-int intel_punit_write(uint8_t addr, uint32_t val);
-int intel_nc_read(uint8_t addr, uint32_t *val);
-int intel_nc_write(uint8_t addr, uint32_t val);
+int intel_punit_read(uint32_t addr, uint32_t *val);
+int intel_punit_write(uint32_t addr, uint32_t val);
+int intel_nc_read(uint32_t addr, uint32_t *val);
+int intel_nc_write(uint32_t addr, uint32_t val);
/* register maps from intel_reg_map.c */
#ifndef __GTK_DOC_IGNORE__
diff --git a/lib/intel_iosf.c b/lib/intel_iosf.c
index 01577cd0..df1cdc0c 100644
--- a/lib/intel_iosf.c
+++ b/lib/intel_iosf.c
@@ -73,7 +73,7 @@ static int vlv_sideband_rw(uint32_t port, uint8_t opcode, uint32_t addr,
* Returns:
* 0 when the register access succeeded, negative errno code on failure.
*/
-int intel_punit_read(uint8_t addr, uint32_t *val)
+int intel_punit_read(uint32_t addr, uint32_t *val)
{
return vlv_sideband_rw(IOSF_PORT_PUNIT, SB_CRRDDA_NP, addr, val);
}
@@ -88,7 +88,7 @@ int intel_punit_read(uint8_t addr, uint32_t *val)
* Returns:
* 0 when the register access succeeded, negative errno code on failure.
*/
-int intel_punit_write(uint8_t addr, uint32_t val)
+int intel_punit_write(uint32_t addr, uint32_t val)
{
return vlv_sideband_rw(IOSF_PORT_PUNIT, SB_CRWRDA_NP, addr, &val);
}
@@ -103,7 +103,7 @@ int intel_punit_write(uint8_t addr, uint32_t val)
* Returns:
* 0 when the register access succeeded, negative errno code on failure.
*/
-int intel_nc_read(uint8_t addr, uint32_t *val)
+int intel_nc_read(uint32_t addr, uint32_t *val)
{
return vlv_sideband_rw(IOSF_PORT_NC, SB_CRRDDA_NP, addr, val);
}
@@ -118,7 +118,7 @@ int intel_nc_read(uint8_t addr, uint32_t *val)
* Returns:
* 0 when the register access succeeded, negative errno code on failure.
*/
-int intel_nc_write(uint8_t addr, uint32_t val)
+int intel_nc_write(uint32_t addr, uint32_t val)
{
return vlv_sideband_rw(IOSF_PORT_NC, SB_CRWRDA_NP, addr, &val);
}