summaryrefslogtreecommitdiff
path: root/benchmarks/gem_wsim.c
diff options
context:
space:
mode:
authorUmesh Nerlige Ramappa <umesh.nerlige.ramappa@intel.com>2020-04-27 10:53:02 -0700
committerLionel Landwerlin <lionel.g.landwerlin@intel.com>2020-04-28 11:15:07 +0300
commita66326d0c01f88d12deb1e5c8bd42fd3aaacfbdd (patch)
treefed2635eb78fe83181d4c5176005c9ce72c42ace /benchmarks/gem_wsim.c
parentc8dc1fd926a550308b971ca7d83fe0a927a38152 (diff)
tests/perf: Fix B0 counter check in gen12-mi-rpc
The gen12-mi-rpc test checks for B0 counter to be zero, however, occassionally the counter reads a non-zero value. To ensure the test works as expected, we check B0 with the preset value. Signed-off-by: Umesh Nerlige Ramappa <umesh.nerlige.ramappa@intel.com> References: https://gitlab.freedesktop.org/drm/intel/-/issues/1085 Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Diffstat (limited to 'benchmarks/gem_wsim.c')
0 files changed, 0 insertions, 0 deletions