1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
|
/*
* Copyright © 2007, 2011, 2013 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*
* Authors:
* Eric Anholt <eric@anholt.net>
* Daniel Vetter <daniel.vetter@ffwll.ch>
*
*/
#ifndef ANDROID
#define _GNU_SOURCE
#else
#include <libgen.h>
#endif
#include <stdio.h>
#include <fcntl.h>
#include <sys/stat.h>
#include <sys/ioctl.h>
#include <string.h>
#include <sys/mman.h>
#include <signal.h>
#include <pciaccess.h>
#include <stdlib.h>
#include <unistd.h>
#include <sys/wait.h>
#include <sys/types.h>
#include <sys/syscall.h>
#include <sys/utsname.h>
#include <termios.h>
#include "drmtest.h"
#include "i915_drm.h"
#include "intel_chipset.h"
#include "intel_io.h"
#include "igt_gt.h"
#include "igt_debugfs.h"
#include "version.h"
#include "config.h"
#include "intel_reg.h"
#include "ioctl_wrappers.h"
/**
* SECTION:drmtest
* @short_description: Base library for drm tests and tools
* @title: drmtest
* @include: igt.h
*
* This library contains the basic support for writing tests, with the most
* important part being the helper function to open drm device nodes.
*
* But there's also a bit of other assorted stuff here.
*
* Note that this library's header pulls in the [i-g-t core](intel-gpu-tools-i-g-t-core.html)
* and [batchbuffer](intel-gpu-tools-intel-batchbuffer.html) libraries as dependencies.
*/
uint16_t __drm_device_id;
static int __get_drm_device_name(int fd, char *name)
{
drm_version_t version;
memset(&version, 0, sizeof(version));
version.name_len = 4;
version.name = name;
if (!drmIoctl(fd, DRM_IOCTL_VERSION, &version)){
return 0;
}
return -1;
}
static bool is_i915_device(int fd)
{
int ret;
char name[5] = "";
ret = __get_drm_device_name(fd, name);
return !ret && strcmp("i915", name) == 0;
}
static bool is_vc4_device(int fd)
{
int ret;
char name[5] = "";
ret = __get_drm_device_name(fd, name);
return !ret && strcmp("vc4", name) == 0;
}
static bool is_intel(int fd)
{
struct drm_i915_getparam gp;
int devid = 0;
memset(&gp, 0, sizeof(gp));
gp.param = I915_PARAM_CHIPSET_ID;
gp.value = &devid;
if (ioctl(fd, DRM_IOCTL_I915_GETPARAM, &gp, sizeof(gp)))
return false;
if (!IS_INTEL(devid))
return false;
__drm_device_id = devid;
return true;
}
static void check_stop_rings(void)
{
enum stop_ring_flags flags;
flags = igt_get_stop_rings();
igt_warn_on_f(flags != 0,
"i915_ring_stop flags on exit 0x%x, can't quiescent gpu cleanly\n",
flags);
if (flags)
igt_set_stop_rings(STOP_RING_NONE);
}
#define LOCAL_I915_EXEC_VEBOX (4 << 0)
/**
* gem_quiescent_gpu:
* @fd: open i915 drm file descriptor
*
* Ensure the gpu is idle by launching a nop execbuf and stalling for it. This
* is automatically run when opening a drm device node and is also installed as
* an exit handler to have the best assurance that the test is run in a pristine
* and controlled environment.
*
* This function simply allows tests to make additional calls in-between, if so
* desired.
*/
void gem_quiescent_gpu(int fd)
{
uint32_t batch[2] = {MI_BATCH_BUFFER_END, 0};
struct drm_i915_gem_execbuffer2 execbuf;
struct drm_i915_gem_exec_object2 gem_exec[1];
check_stop_rings();
memset(gem_exec, 0, sizeof(gem_exec));
gem_exec[0].handle = gem_create(fd, 4096);
gem_write(fd, gem_exec[0].handle, 0, batch, sizeof(batch));
memset(&execbuf, 0, sizeof(execbuf));
execbuf.buffers_ptr = (uintptr_t)gem_exec;
execbuf.buffer_count = 1;
execbuf.flags = I915_EXEC_RENDER;
gem_execbuf(fd, &execbuf);
if (gem_has_blt(fd)) {
execbuf.flags = I915_EXEC_BLT;
gem_execbuf(fd, &execbuf);
}
if (gem_has_bsd(fd)) {
execbuf.flags = I915_EXEC_BSD;
gem_execbuf(fd, &execbuf);
}
if (gem_has_vebox(fd)) {
execbuf.flags = LOCAL_I915_EXEC_VEBOX;
gem_execbuf(fd, &execbuf);
}
gem_sync(fd, gem_exec[0].handle);
igt_drop_caches_set(DROP_RETIRE);
gem_close(fd, gem_exec[0].handle);
}
/**
* drm_get_card:
*
* Get an i915 drm card index number for use in /dev or /sys. The minor index of
* the legacy node is returned, not of the control or render node.
*
* Returns:
* The i915 drm index or -1 on error
*/
int drm_get_card(void)
{
char *name;
int i, fd;
for (i = 0; i < 16; i++) {
int ret;
ret = asprintf(&name, "/dev/dri/card%u", i);
igt_assert(ret != -1);
fd = open(name, O_RDWR);
free(name);
if (fd == -1)
continue;
if (!is_i915_device(fd) || !is_intel(fd)) {
close(fd);
continue;
}
close(fd);
return i;
}
igt_skip("No intel gpu found\n");
return -1;
}
/**
* __drm_open_driver:
* @chipset: OR'd flags for each chipset to search, eg. #DRIVER_INTEL
*
* Open the first DRM device we can find, searching up to 16 device nodes
*
* Returns:
* An open DRM fd or -1 on error
*/
int __drm_open_driver(int chipset)
{
for (int i = 0; i < 16; i++) {
char name[80];
int fd;
bool found_intel, found_vc4;
sprintf(name, "/dev/dri/card%u", i);
fd = open(name, O_RDWR);
if (fd == -1)
continue;
found_intel = is_i915_device(fd) && is_intel(fd) && (chipset & DRIVER_INTEL);
found_vc4 = is_vc4_device(fd) && (chipset & DRIVER_VC4);
if ((chipset & DRIVER_ANY) || found_intel || found_vc4)
return fd;
close(fd);
}
igt_skip("No intel gpu found\n");
return -1;
}
static int __drm_open_driver_render(int chipset)
{
char *name;
int i, fd;
for (i = 128; i < (128 + 16); i++) {
int ret;
ret = asprintf(&name, "/dev/dri/renderD%u", i);
igt_assert(ret != -1);
fd = open(name, O_RDWR);
free(name);
if (fd == -1)
continue;
if (!is_i915_device(fd) || !is_intel(fd)) {
close(fd);
fd = -1;
continue;
}
return fd;
}
return fd;
}
static int at_exit_drm_fd = -1;
static int at_exit_drm_render_fd = -1;
static void quiescent_gpu_at_exit(int sig)
{
if (at_exit_drm_fd < 0)
return;
check_stop_rings();
gem_quiescent_gpu(at_exit_drm_fd);
close(at_exit_drm_fd);
at_exit_drm_fd = -1;
}
static void quiescent_gpu_at_exit_render(int sig)
{
if (at_exit_drm_render_fd < 0)
return;
check_stop_rings();
gem_quiescent_gpu(at_exit_drm_render_fd);
close(at_exit_drm_render_fd);
at_exit_drm_render_fd = -1;
}
/**
* drm_open_driver:
* @chipset: OR'd flags for each chipset to search, eg. #DRIVER_INTEL
*
* Open a drm legacy device node. This function always returns a valid
* file descriptor.
*
* Returns: a drm file descriptor
*/
int drm_open_driver(int chipset)
{
static int open_count;
int fd = __drm_open_driver(chipset);
igt_require(fd >= 0);
if (__sync_fetch_and_add(&open_count, 1))
return fd;
if(chipset & DRIVER_INTEL){
gem_quiescent_gpu(fd);
igt_install_exit_handler(quiescent_gpu_at_exit);
}
at_exit_drm_fd = __drm_open_driver(chipset);
return fd;
}
/**
* drm_open_driver_master:
* @chipset: OR'd flags for each chipset to search, eg. #DRIVER_INTEL
*
* Open a drm legacy device node and ensure that it is drm master.
*
* Returns:
* The drm file descriptor or -1 on error
*/
int drm_open_driver_master(int chipset)
{
int fd = drm_open_driver(chipset);
igt_require(fd >= 0);
igt_require_f(drmSetMaster(fd) == 0, "Can't become DRM master, "
"please check if no other DRM client is running.\n");
return fd;
}
/**
* drm_open_driver_render:
* @chipset: OR'd flags for each chipset to search, eg. #DRIVER_INTEL
*
* Open a drm render device node.
*
* Returns:
* The drm file descriptor or -1 on error
*/
int drm_open_driver_render(int chipset)
{
static int open_count;
int fd = __drm_open_driver_render(chipset);
/* no render nodes, fallback to drm_open_driver() */
if (fd == -1)
return drm_open_driver(chipset);
if (__sync_fetch_and_add(&open_count, 1))
return fd;
at_exit_drm_render_fd = __drm_open_driver(chipset);
if(chipset & DRIVER_INTEL){
gem_quiescent_gpu(fd);
igt_install_exit_handler(quiescent_gpu_at_exit_render);
}
return fd;
}
|