summaryrefslogtreecommitdiff
path: root/arch/arm/mm/cache-l2x0.c
AgeCommit message (Expand)Author
2014-05-30ARM: l2c: move and add ARM L2C-2x0/L2C-310 save/resume code to non-OFRussell King
2014-05-30ARM: l2c: clean up L2 cache initialisation messagesRussell King
2014-05-30ARM: l2c: implement fixups for L2 cache controller quirks/errataRussell King
2014-05-30ARM: l2c: move aurora broadcast setup to enable functionRussell King
2014-05-30ARM: l2c: only write the auxiliary control register if requiredRussell King
2014-05-30ARM: l2c: write auxctrl register before unlockingRussell King
2014-05-30ARM: l2c: provide enable methodRussell King
2014-05-30ARM: l2c: group implementation specific code togetherRussell King
2014-05-30ARM: l2c: move l2c save function to __l2c_init()Russell King
2014-05-30ARM: l2c: pass iomem address into data->save functionRussell King
2014-05-30ARM: l2c: clean up OF initialisation a bitRussell King
2014-05-30ARM: l2c: add and use L2C revision constantsRussell King
2014-05-30ARM: l2c: rename cache_wait_way()Russell King
2014-05-30ARM: l2c: provide generic helper for way-based operationsRussell King
2014-05-30ARM: l2c: split out cache unlock codeRussell King
2014-05-30ARM: l2c: provide generic function for calling set_debug methodRussell King
2014-05-30ARM: l2c: rename OF specific things, making l2x0_of_data available to allRussell King
2014-05-30ARM: l2c: tidy up l2x0_of_data declarationsRussell King
2014-05-30ARM: l2c: add helper for L2 cache controller DT IDsRussell King
2014-05-22ARM: l2c: remove outer_inv_all() methodRussell King
2013-12-29ARM: 7922/1: l2x0: add Marvell Tauros3 supportSebastian Hesselbarth
2013-09-05Merge branches 'debug-choice', 'devel-stable' and 'misc' into for-linusRussell King
2013-08-20ARM: 7821/1: DT: binding fixup to align with vendor-prefixes.txtChristian Daudt
2013-08-20ARM: 7820/1: mm: cache-l2x0: Print the cache size in kBFabio Estevam
2013-08-12ARM: l2x0: use -st dsb option for ordering writel_relaxed with unlockWill Deacon
2013-05-15ARM: 7716/1: bcm281xx: Add L2 support for Rev A2 chipsChristian Daudt
2013-04-03ARM: 7682/1: cache-l2x0: fix masking of RTL revision numbering and set_debug ...Rob Herring
2013-01-07ARM: 7616/1: cache-l2x0: aurora: Use writel_relaxed instead of writelGregory CLEMENT
2013-01-07ARM: 7615/1: cache-l2x0: aurora: Invalidate during clean operation with WT en...Gregory CLEMENT
2013-01-02ARM: 7608/1: l2x0: Only set .set_debug on PL310 r3p0 and earlierRob Herring
2012-11-06ARM: 7547/4: cache-l2x0: add support for Aurora L2 cache ctrlGregory CLEMENT
2012-10-18ARM: 7545/1: cache-l2x0: make outer_cache_fns a field of l2x0_of_dataGregory CLEMENT
2012-10-07Merge branch 'for-linus' of git://git.linaro.org/people/rmk/linux-armLinus Torvalds
2012-09-15ARM: 7507/1: cache-l2x0.c: save the final aux ctrl value for resumingYilu Mao
2012-09-11ARM: cache-l2x0: add a const qualifierUwe Kleine-König
2012-04-23ARM: 7398/1: l2x0: only write to debug registers on PL310Will Deacon
2012-04-23ARM: 7397/1: l2x0: only apply workaround for erratum #753970 on PL310Will Deacon
2012-01-20ARM: cache-l2x0.c: consistently use u32Russell King
2011-11-21ARM: 7162/1: errata: tidy up Kconfig options for PL310 errata workaroundsWill Deacon
2011-10-26Merge branch 'core-locking-for-linus' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds
2011-10-17ARM: 7114/1: cache-l2x0: add resume entry for l2 in secure modeBarry Song
2011-10-17ARM: 7090/1: CACHE-L2X0: filter start address can be 0 and is often 0Barry Song
2011-10-17ARM: 7089/1: L2X0: add explicit cpu_relax() for busy wait loopBarry Song
2011-10-17ARM: 7009/1: l2x0: Add OF based initializationRob Herring
2011-09-13locking, ARM: Annotate low level hw locks as rawThomas Gleixner
2011-09-07ARM: 7080/1: l2x0: make sure I&D are not locked down on initLinus Walleij
2011-07-06ARM: 6987/1: l2x0: fix disabling function to avoid deadlockWill Deacon
2011-03-16Merge branch 'misc' into develRussell King
2011-03-09ARM: 6795/1: l2x0: Errata fix for flush by Way operation can cause data corruptiSantosh Shilimkar
2011-02-19ARM: 6741/1: errata: pl310 cache sync operation may be faultySrinidhi Kasagar
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-06 01:22:35 +0000