index
:
linux.git
bh1745
master
multitile
next/stmfts-20170210
next/vr-20170117
tizen/tizen
tizen/vr
vm-bind
Linux Kernel
Andi Shyti
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
renesas
Age
Commit message (
Expand
)
Author
2023-02-10
clk: renesas: rcar-gen3: Disable R-Car H3 ES1.*
Wolfram Sang
2023-01-26
clk: renesas: r8a779g0: Add CAN-FD clocks
Geert Uytterhoeven
2023-01-26
clk: renesas: r8a779g0: Tidy up DMAC name on SYS-DMAC
Kuninori Morimoto
2023-01-26
clk: renesas: r8a779a0: Tidy up DMAC name on SYS-DMAC
Kuninori Morimoto
2023-01-24
clk: renesas: r8a779g0: Add custom clock for PLL2
Geert Uytterhoeven
2023-01-23
clk: renesas: cpg-mssr: Remove superfluous check in resume code
Geert Uytterhoeven
2023-01-23
clk: renesas: r9a06g032: Handle h2mode setting based on USBF presence
Herve Codina
2023-01-12
clk: renesas: cpg-mssr: Fix use after free if cpg_mssr_common_init() failed
Alexey Khoroshilov
2023-01-12
clk: renesas: r9a07g044: Add clock and reset entries for CRU
Lad Prabhakar
2022-12-27
clk: renesas: r9a09g011: Add SDHI/eMMC clock and reset entries
Phil Edworthy
2022-12-27
clk: renesas: r9a09g011: Add USB clock and reset entries
Biju Das
2022-12-27
clk: renesas: r9a09g011: Add TIM clock and reset entries
Biju Das
2022-12-26
clk: renesas: r8a779g0: Add display related clocks
Tomi Valkeinen
2022-12-26
clk: renesas: rcar-gen4: Restore PLL enum sort order
Geert Uytterhoeven
2022-12-26
clk: renesas: r8a779g0: Fix OSC predividers
Geert Uytterhoeven
2022-12-26
clk: renesas: r9a09g011: Add PWM clock and reset entries
Biju Das
2022-11-16
clk: renesas: r8a779f0: Fix Ethernet Switch clocks
Geert Uytterhoeven
2022-11-15
clk: renesas: r8a779g0: Add Z0 clock support
Geert Uytterhoeven
2022-11-08
clk: renesas: r8a779g0: Add CMT clocks
Wolfram Sang
2022-11-08
clk: renesas: r8a779g0: Add TMU and SASYNCRT clocks
Wolfram Sang
2022-11-08
clk: renesas: r8a779f0: Fix SCIF parent clocks
Wolfram Sang
2022-11-08
clk: renesas: r8a779f0: Fix HSCIF parent clocks
Wolfram Sang
2022-11-01
clk: renesas: r9a06g032: Repair grave increment error
Marek Vasut
2022-10-28
clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PM
Lad Prabhakar
2022-10-26
clk: renesas: rzg2l: Fix typo in struct rzg2l_cpg_priv kerneldoc
Lad Prabhakar
2022-10-26
clk: renesas: r8a779a0: Fix SD0H clock name
Wolfram Sang
2022-10-26
clk: renesas: r8a779g0: Add RPC-IF clock
Geert Uytterhoeven
2022-10-26
clk: renesas: r8a779g0: Add SDHI clocks
Geert Uytterhoeven
2022-10-26
clk: renesas: r8a779f0: Add SASYNCPER internal clock
Geert Uytterhoeven
2022-10-26
clk: renesas: r8a779f0: Fix SD0H clock name
Geert Uytterhoeven
2022-10-26
clk: renesas: r9a07g043: Drop WDT2 clock and reset entry
Lad Prabhakar
2022-10-26
clk: renesas: r9a07g044: Drop WDT2 clock and reset entry
Lad Prabhakar
2022-10-26
clk: renesas: r8a779g0: Add TPU clock
Geert Uytterhoeven
2022-10-26
clk: renesas: r8a779g0: Add PWM clock
Geert Uytterhoeven
2022-10-26
clk: renesas: r8a779g0: Add SCIF clocks
Geert Uytterhoeven
2022-10-26
Merge tag 'renesas-clk-fixes-for-v6.1-tag1'
Geert Uytterhoeven
2022-10-26
clk: renesas: r8a779g0: Fix HSCIF parent clocks
Geert Uytterhoeven
2022-10-18
clk: renesas: r8a779g0: Add SASYNCPER clocks
Geert Uytterhoeven
2022-10-17
clk: renesas: r9a07g044: Add MTU3a clock and reset entry
Biju Das
2022-10-17
clk: renesas: r8a779g0: Add INTC-EX clock
Geert Uytterhoeven
2022-10-17
clk: renesas: r8a779g0: Add MSIOF clocks
Geert Uytterhoeven
2022-10-17
clk: renesas: r8a779g0: Add SYS-DMAC clocks
Geert Uytterhoeven
2022-10-17
clk: renesas: r8a779f0: Add Ethernet Switch clocks
Yoshihiro Shimoda
2022-10-17
clk: renesas: rzg2l: Fix typo in function name
Lad Prabhakar
2022-10-17
clk: renesas: rzg2l: Support sd clk mux round operation
Biju Das
2022-09-18
clk: renesas: r8a779g0: Add EtherAVB clocks
Geert Uytterhoeven
2022-09-18
clk: renesas: r8a779g0: Add PFC/GPIO clocks
Geert Uytterhoeven
2022-09-18
clk: renesas: r8a779g0: Add I2C clocks
Geert Uytterhoeven
2022-09-18
clk: renesas: r8a779g0: Add watchdog clock
Geert Uytterhoeven
2022-08-29
clk: renesas: r8a779f0: Add MSIOF clocks
Wolfram Sang
[next]