Age | Commit message (Collapse) | Author |
|
This allows, eg,
omapdss.code=31
on the kernel commandline to force the HDMI mode, in the example to 1080p
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
This patch enables DRM support in SGX driver.
Change-Id: I346589d12ef685a4b33b56842d86fcf8c5fdc718
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
This patch adds DRM support to 3rd party display driver. As a
consequence, omaplfb sysfs entries do not work anymore and need
to be reworked.
Change-Id: I2af145d15138ee441c3708ec40fb8bea7a9a70bd
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
Currently, Android kernel uses pvrsrvkm device name.This was being
set to omap_gpu and hence DRM initialization fails. Setting
SYS_SGX_DEV_NAME correctly to pvrsrvkm. If changed in kernel, this
should be changed again.
Change-Id: I25ab8ce865ecc19df3398ad2dd05a58a063e0686
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
PVR_BUILD_DATE was not being assigned. This patch fixes it.
This is required for DRI/DRM based SGX driver.
Change-Id: I6df3b1237b223a392b5c91bfffa4897906b997e8
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
(1.7.17.4403)
These files are required for DRI/DRM based implementation of the SGX
driver.
Change-Id: I513e31ab8d4c6efdcfb56dde8a485f51576ebeca
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
With this boot.scr, we get workable sgx on Android
$ cat boot.txt
setenv bootcmd 'fatload mmc 0:1 0x80200000 uImage; fatload mmc 0:1 0x81600000 uInitrd; bootm 0x80200000 0x81600000'
setenv bootargs 'console=tty0 console=ttyO2,115200n8 rootwait ro fixrtc nocompcache loglevel=5 mem=456M@0x80000000 mem=512M@0xA0000000 init=/init androidboot.console=ttyO2 vram=32M omapfb.vram=0:16M,1:16M omapdss.def_disp=hdmi consoleblank=0 omapdss.debug=y omapfb.debug=y'
boot
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
https://lists.yoctoproject.org/pipermail/poky/2011-June/006646.html
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
On OMAP4 OMAP_I2C_STAT_NACK is causing a timeout on the next access.
The isr cleans all flags in OMAP_I2C_CON_REG by setting OMAP_I2C_CON_STP
OMAP_I2C_CON_STP is also set in omap_i2c_xfer_msg on the last message.
According to the TI TSR the sequence for OMAP_I2C_STAT_NACK and
OMAP_I2C_STAT_AL are nearly the same.
Removing the OMAP_I2C_CON_STP part in the isr fix the problem.
Tested on OMAP4430 and OMAP3530 (here NACK was not a problem)
Fixes also booting on 2430sdp.
Signed-off-by: Jan Weitzel <j.weitzel@phytec.de>
Acked-by: Tony Lindgren <tony@atomide.com>
|
|
framebuffers have to be reconfigured so the output is activated again.
Signed-off-by: Kan-Ru Chen <kanru@0xlab.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
The debug l3_ick/rate is not displaying the actual rate of the clock in
hardware. This is because, the core dpll set_rate function doesn't update the
clk.rate. After fixing, the l3_ick/rate is displaying proper values.
Signed-off-by: Shweta Gulati <shweta.gulati@ti.com>
Signed-off-by: Avinash.H.M <avinashhm@ti.com>
Cc: Rajendra Nayak <rnayak@ti.com>
Cc: Paul Wamsley <paul@pwsan.com>
Acked-by: Paul Walmsley <paul@pwsan.com>
Signed-off-by: Tony Lindgren <tony@atomide.com>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
An ifdef in drm.h expects to be compiled with full-fledged Linux
toolchain, but it's common to compile kernel with just bare-metal
toolchain which doesn't define __linux__. So, also add __KERNEL__
check.
Signed-off-by: Paul Sokolovsky <paul.sokolovsky@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
Signed-off-by: Andy Green <andy.green@linaro.org>
|
|
This patch reduces PB heap size to allow more mapping space in General
Heap.
Change-Id: I80fe1f3bf014ffbc94a07fd97f9836e20fe80930
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
This enable custom flush operation for wrapped memory regions
Signed-off-by: Gowtham Tammana <g-tammana@ti.com>
Signed-off-by: Eric Luong <x0119002@ti.com>
Change-Id: Ibe89944e7d34123bc4263c49383af9b4ec195938
|
|
support dmtimer, pm_runtime and resources of I/O and IRQ on OMAP3.
based on Id3a713fa22a227dbcd0ec098589d62b350802247.
Change-Id: Ib16a7029d2462a819ed7e45f8ca0d62b8e10b7b8
Signed-off-by: seonkon.choi <seonkon.choi@ti.com>
|
|
When the suspend/resume mechanism is exercised too
fast, a call to command complete can be missed.
This change fixes a problem with the command complete
flag being incorrectly set to true when the
command complete was not performed. This inconsistency
can cause the GPU driver to stall.
Change-Id: Icc96e3f12d7e8e4ba3b8a0dd2ac25e4121820f07
Signed-off-by: Rodrigo Obregon <robregon@ti.com>
Signed-off-by: Gustavo Diaz Prado <x0083741@ti.com>
|
|
APM latency was being set to 1 ms. This could cause problems if the
power cycle time was close to 1 ms. Setting it to 2ms to allow more
tolerance for delay in power up/down path.
Change-Id: Ic788e68835e973e7bb9802ef4b95746d3bcda7df
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
This patch enables SGX HW recovery. HW recovery must MUST
be enabled in the user mode SGX DDK for this to work.
Change-Id: I842f818e1ce0f5bd80e4d0c9540e8f9a6213c79b
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
SGX driver was holding its clocks at 307 MHz and this would
prevent scaling OPP down. This patch fixes this and sets
SGX clock speed to 307 and 0 during Active Power Management
transitions.
Change-Id: I034927b9b94125ef388ab7d6e8bcc7e2615573b0
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
This patch upgrades the kernel side graphics driver to version
1.7.17.4403.
The corresponding change in the user side must be in place for this
to work.
Change-Id: Id3a713fa22a227dbcd0ec098589d62b350802247
Signed-off-by: Hemant Hariyani <hemanthariyani@ti.com>
|
|
This patch fixes sending an incorrect address to the DSS when the
flushing buffers mechanism is triggered in the SGX display driver
Change-Id: I9cb13d25fd5938ef69238c1d16871ac4ceab1687
Signed-off-by: Gustavo Diaz Prado <x0083741@ti.com>
|
|
This change increases the number of buffers
in the flip chain created by the SGX.
This change is required for the Full Screen
Composition bypass.
Change-Id: I996d78c03400eaa3ec8ce3c49d0f46d41a930f48
Signed-off-by: Rodrigo Obregon <robregon@ti.com>
|
|
This patch removes the fb_set_var used when the flipping is being done
with the DSS APIs. When the UDD initializes it asks the framebuffer
if it can hold certain number of buffers, that call makes a transfer to
the display of whatever contents are in the framebuffer (black at init
time).This patch avoids such transfer.
Change-Id: I04972ce1f9ac8b9b0f1a1232da01e1d68664dc53
Signed-off-by: sayen mohanty <sayenmohanty@ti.com>
Signed-off-by: Gustavo Diaz Prado <x0083741@ti.com>
|
|
This patch re-defines the Power lock
functions in the SGX driver specific
for OMAP3, to make it compatible for
DDK version 1.7.17.5967
Change-Id: I8b66a8c78cbee28e2d6a6d179128520d62a65c9e
Signed-off-by: Rodrigo Obregon <robregon@ti.com>
|
|
This patch correctly sets the SGX clock speed
at the initialization stage of the driver.
Change-Id: I3b9e28e148722ada1c0d58eba01d59d54a53072f
Signed-off-by: Rodrigo Obregon <robregon@ti.com>
|