1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
/*
* Copyright (C) ST-Ericsson SA 2011
*
* License terms: GNU General Public License, version 2
*/
#ifndef __MACH_PRCMU_DB4500_H
#define __MACH_PRCMU_DB4500_H
/*
* Clock identifiers.
*/
enum db5500_prcmu_clock {
DB5500_PRCMU_SGACLK,
DB5500_PRCMU_UARTCLK,
DB5500_PRCMU_MSP02CLK,
DB5500_PRCMU_I2CCLK,
DB5500_PRCMU_SDMMCCLK,
DB5500_PRCMU_PER1CLK,
DB5500_PRCMU_PER2CLK,
DB5500_PRCMU_PER3CLK,
DB5500_PRCMU_PER5CLK,
DB5500_PRCMU_PER6CLK,
DB5500_PRCMU_PWMCLK,
DB5500_PRCMU_IRDACLK,
DB5500_PRCMU_IRRCCLK,
DB5500_PRCMU_HDMICLK,
DB5500_PRCMU_APEATCLK,
DB5500_PRCMU_APETRACECLK,
DB5500_PRCMU_MCDECLK,
DB5500_PRCMU_DSIALTCLK,
DB5500_PRCMU_DMACLK,
DB5500_PRCMU_B2R2CLK,
DB5500_PRCMU_TVCLK,
DB5500_PRCMU_RNGCLK,
DB5500_PRCMU_NUM_REG_CLOCKS,
DB5500_PRCMU_SYSCLK = DB5500_PRCMU_NUM_REG_CLOCKS,
DB5500_PRCMU_TIMCLK,
};
extern int db5500_prcmu_request_clock(u8 clock, bool enable);
#endif
|
