summaryrefslogtreecommitdiff
path: root/cpu
AgeCommit message (Collapse)Author
2008-04-13core support for Freescale mx31Sascha Hauer
This patch adds the core support for Freescale mx31 Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Guennadi Liakhovetski <lg@denx.de>
2008-04-13Fix compile errorWolfgang Denk
...as suggested by Peter Pearse Signed-off-by: Wolfgang Denk <wd@denx.de>
2008-04-13Separate omap24xx specific code from arm1136Sascha Hauer
Move omap24xx code to cpu/arm1136/omap24xx, rename include/asm-arm/arch-arm1136 to cpu/arm1136/omap24xx. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Guennadi Liakhovetski <lg@denx.de>
2008-04-13Coding Style cleanup; update CHANGELOGWolfgang Denk
Signed-off-by: Wolfgang Denk <wd@denx.de>
2008-04-13Merge branch 'master' of git://www.denx.de/git/u-boot-mpc83xxWolfgang Denk
2008-04-13Merge branch 'master' of git://www.denx.de/git/u-boot-mpc85xxWolfgang Denk
2008-04-13Merge branch 'master' of git://www.denx.de/git/u-boot-sparcWolfgang Denk
2008-04-11mpc83xx: Update DIMM data bus width test to support 40-bit widthLee Nipper
32-bit wide ECC memory modules report 40-bit width. Changed the DIMM data bus width test to 'less than 64' instead of 'equal 32'. Signed-off-by: Lee Nipper <lee.nipper@freescale.com> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
2008-04-1185xx: Fix detection of MP cpu spin upKumar Gala
We were looking at the wrong memory offset to determine of a secondary cpu had been spun up or not. Also added a warning message if the all the secondary cpus we expect don't spin up. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2008-04-1185xx: Use SVR_SOC_VER instead of SVR_VERKumar Gala
The recent change introduced by 'Update SVR numbers to expand support' now requires that we use SVR_SOC_VER instead of SVR_VER if we want to compare against a particular processor id. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2008-04-11Revert merge of git://www.denx.de/git/u-boot-arm, commit 62479b18:Wolfgang Denk
Reverting became necessary after it turned out that the patches in the u-boot-arm repo were modified, and in some cases corrupted. This reverts the following commits: 066bebd6353e33af3adefc3404560871699e9961 7a837b7310166ae8fc8b8d66d7ef01b60a80f9d6 c88ae20580b2b01487b4cdcc8b2a113f551aee36 a147e56f03871bba4f05058d5e04ce7deb010b04 d6674e0e2a6a1f033945f78838566210d3f28c95 8c8463cce44d849e37744749b32d38e1dfb12e50 c98b47ad24b2d91f41c09a3d62d7f70ad84f4b7d 8bf69d81782619187933a605f1a95ee1d069478d 8c16cb0d3b971f46fbe77c072664c0f2dcd4471d a574a73852a527779234e73e17e7597fd8128882 1377b5583a48021d983e1fd565f7d40c89e84d63 1704dc20917b4f71e373e2c888497ee666d40380 Signed-off-by: Wolfgang Denk <wd@denx.de>
2008-04-08SPARC: Added support for SPARC LEON2 SOC Processor.Daniel Hellstrom
Signed-off-by: Daniel Hellstrom <daniel@gaisler.com>
2008-04-08SPARC/LEON3: Added AMBA Bus Plug&Play information print command (ambapp). It ↵Daniel Hellstrom
can print available cores (type: AHB Master, AHB Slave, APB Slave), their address ranges, IRQ number and version. Signed-off-by: Daniel Hellstrom <daniel@gaisler.com>
2008-04-08SPARC: Added support for SPARC LEON3 SOC processor.Daniel Hellstrom
Signed-off-by: Daniel Hellstrom <daniel@gaisler.com>
2008-04-08Merge branch 'master' of git://www.denx.de/git/u-boot-fdtWolfgang Denk
2008-04-08Merge branch 'master' of git://www.denx.de/git/u-boot-at91Wolfgang Denk
2008-04-08Merge branch 'master' of git://www.denx.de/git/u-boot-coldfireWolfgang Denk
2008-04-08Merge branch 'master' of git://www.denx.de/git/u-boot-blackfinWolfgang Denk
2008-04-08Merge branch 'master' of git://www.denx.de/git/u-boot-armWolfgang Denk
2008-04-08Merge branch 'master' of git://www.denx.de/git/u-boot-shWolfgang Denk
2008-04-07Merge branch 'master' of git://www.denx.de/git/u-boot-mpc83xxWolfgang Denk
Conflicts: lib_ppc/board.c Signed-off-by: Wolfgang Denk <wd@denx.de>
2008-04-03ppc4xx: Fix 4xx enet driver to support 460GT EMAC2+3Stefan Roese
This patch fixes a problem with the RGMII setup of the 460GT. The 460GT has 2 RGMII instances and we need to configure the 2nd RGMII instance for the EMAC2+3 channels. Signed-off-by: Stefan Roese <sr@denx.de>
2008-04-02MPC8xx: Fix libfdt support introduced in commit 77ff7b74Jean-Christophe PLAGNIOL-VILLARD
fdt.c: In function 'ft_cpu_setup': fdt.c:33: warning: implicit declaration of function 'do_fixup_by_prop_u32' fdt.c:39: warning: implicit declaration of function 'do_fixup_by_compat_u32' fdt.c:43: warning: implicit declaration of function 'fdt_fixup_ethernet' fdt.c:45: warning: implicit declaration of function 'fdt_fixup_memory' Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
2008-04-01AT91SAM9: Move CONFIG_HAS_DATAFLASH to MakefileJean-Christophe PLAGNIOL-VILLARD
Signed-off-by: Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
2008-04-01Port AT91CAP9 to the new headersStelian Pop
Adapt the existing AT91CAP9 code to the new headers and APIs. Signed-off-by: Stelian Pop <stelian@popies.net>
2008-04-01Move at91cap9 specific files to at91sam9 directoryStelian Pop
AT91CAP9 and AT91SAM9 SoCs are very close hardware wise, so a common infrastructure can be used. Let this infrastructure be named after the AT91SAM9 family, and move the existing AT91CAP9 files to the new place. Signed-off-by: Stelian Pop <stelian@popies.net>
2008-04-01Use timer_init() instead of board supplied interrupt_init()Stelian Pop
The timer on AT91CAP9/AT91SAM9 is supplied by the SoC, and not by the board, so use timer_init() instead of interrupt_init(). Signed-off-by: Stelian Pop <stelian@popies.net>
2008-03-31ColdFire: Fix alignment issue after CONFIG_IDENT_STRING in start.STsiChung Liew
When the version_string function in start.S is not 4-byte align, it will cause the compiler generates "unaligned opcodes detected in executable segment". This issue affects all ColdFire CPUs. By adding .align 4 after CONFIG_IDENT_STRING, it will pad 0's if it is not aligned. Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com> Acked-by: John Rigby <jrigby@freescale.com>
2008-03-31ColdFire: Add dspi and serial flash support for MCF5445xTsiChung Liew
Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com> Acked-by: John Rigby <jrigby@freescale.com>
2008-03-31ColdFire: Remove R5200 boardTsiChung Liew
This board never went into production Signed-off-by: Zachary P. Landau <zachary.landau@labxtechnologies.com> Acked-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com> Acked-by: John Rigby <jrigby@freescale.com>
2008-03-31ColdFire: Added MCF5275 cpu support.Matthew Fettke
Signed-off-by: Matthew Fettke <mfettke@videon-central.com> Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com> Acked-by: John Rigby <jrigby@freescale.com>
2008-03-31ColdFire: Update correct FLASHBAR and RAMBAR1 for MCF5282TsiChung Liew
Signed-off-by: TsiChung Liew <Tsi-Chung.Liew@freescale.com> Acked-by: John Rigby <jrigby@freescale.com>
2008-03-31ppc4xx: Add CFG_MEM_TOP_HIDE to Denali SPD-based SDRAM setupLarry Johnson
Signed-off-by: Larry Johnson <lrj@acm.org>
2008-03-30Blackfin: unify cpu and boot modesMike Frysinger
All of the duplicated code for Blackfin processors and boot modes have been unified. After all, the core is the same for all processors, just the peripheral set differs (which gets handled in the drivers). Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2008-03-30use correct at91rm9200 register nameDavid Brownell
This fixes a naming bug for at91rm9200 lowlevel init code: NOR boot flash is on chipselect 0, not chipselect 2. This makes code use the register name from chip datasheets. Signed-off-by: David Brownell <dbrownell@users.sourceforge.net>
2008-03-30Bracket READ_TIMER macro in cpu/arm1136/omap24xx/interrupts.cPeter Pearse
to prevent compilation error. Signed-off-by: Peter Pearse <peter.pearse@arm.com>
2008-03-30core support for Freescale mx31Sascha Hauer
This patch adds the core support for Freescale mx31 Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Guennadi Liakhovetski <lg@denx.de>
2008-03-30Separate omap24xx specific code from arm1136Sascha Hauer
Move omap24xx code to cpu/arm1136/omap24xx, rename include/asm-arm/arch-arm1136 to cpu/arm1136/omap24xx. Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Signed-off-by: Guennadi Liakhovetski <lg@denx.de>
2008-03-30Removes all board specific code from the arch. part for DM644x (DaVinci) boardsPieter Voorthuijsen
Signed-off-by: Pieter Voorthuijsen <pv@prodrive.nl>
2008-03-30- Remove *_masked() functions as noted by WolfgangDirk Behme
- Adapt register naming to recent TI spec (sprue26, March 2007) - Fix reset_timer() handling - As reported by Pieter [1] the overflow fix introduced a delay of factor 16 (e.g 2 seconds became 32). While the overflow fix is basically okay, it missed to divide udelay by 16, too. Fix this. [1] http://article.gmane.org/gmane.comp.boot-loaders.u-boot/38179 - Remove software division of timer count value (DIV(x) macro) and do it in hardware (TIM_CLK_DIV). Many thanks to Troy Kisky <troy.kisky@boundarydevices.com> and Pieter Voorthuijsen <pieter.voorthuijsen@Prodrive.nl> for the hints & testing! Signed-off-by: Dirk Behme <dirk.behme@gmail.com> Acked-by: Pieter Voorthuijsen <pieter.voorthuijsen@Prodrive.nl>
2008-03-28Make MPC83xx one step closer to full relocation.Joakim Tjernlund
Remove a few absolute references to CFG_MONITOR_BASE for ppc/mpc83xx and use GOT relative reference. Signed-off-by: Joakim Tjernlund <Joakim.Tjernlund@transmode.se> Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
2008-03-28mpc83xx: cleanup System Part and Revision ID Register (SPRIDR) codeKim Phillips
in the spirit of commit 1ced121600b2060ab2ff9f0fddd9421fd70a0dc6, 85xx's "Update SVR numbers to expand support", simplify SPRIDR processing and processor ID display. Add REVID_{MAJ,MIN}OR macros to make REVID dependent code simpler. Also added PARTID_NO_E and IS_E_PROCESSOR convenience macros. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
2008-03-28mpc83xx: display ddr frequency in board_add_ram_info bannerKim Phillips
Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
2008-03-28mpc83xx: unreinvent mem_clkKim Phillips
delete ddr_clk and use mem_clk instead. Rename other ddr_*_clk to mem_*_clk for consistency's sake. Signed-off-by: Kim Phillips <kim.phillips@freescale.com>
2008-03-28sh: Add support SH4 cache controlNobuhiro Iwamatsu
Add support SH4 cache control and flash_cache function Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
2008-03-28sh: Move SuperH PCI driver from cpu/sh4 to drivers/pciNobuhiro Iwamatsu
Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
2008-03-28sh: Add support PCI of SuperH and SH7780Yusuke Goda
This patch add support PCI of SuperH base code and SH7780 specific code. Signed-off-by: Yusuke Goda <goda.yusuke@renesas.com> Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
2008-03-27ppc4xx: PPC405EP Set EMAC noise filter bitsMarkus Brunner
This bug was introduced with commit aee747f19b460a0e9da20ff21e90fdaac1cec359 which enabled CFG_4xx_GPIO_TABLE for PPC405 and unintentionally disabled the setting of the emac noise filter bits for PPC405EP when CFG_4xx_GPIO_TABLE is set. Signed-off-by: Markus Brunner <super.firetwister@gmail.com> Signed-off-by: Stefan Roese <sr@denx.de>
2008-03-27ppc4xx: Reconfigure PLL for 667MHz processor for PPC440EPxMike Nuss
On PPC440EPx without a bootstrap I2C EEPROM, the PLL can be reconfigured after startup to change the speed of the clocks. This patch adds the option CFG_PLL_RECONFIG. If this option is set to 667, the CPU initialization code will reconfigure the PLL to run the system with a CPU frequency of 667MHz and PLB frequency of 166MHz, without the need for an external EEPROM. Signed-off-by: Mike Nuss <mike@terascala.com> Acked-by: Stefan Roese <sr@denx.de>
2008-03-27ppc4xx: Fix compilation warning in 4xx_enet.cStefan Roese
Signed-off-by: Stefan Roese <sr@denx.de>
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-28 17:41:21 +0000