summaryrefslogtreecommitdiff
path: root/overlay/gpu-perf.h
blob: 6c81e62bbffcafa1662d972c1fcf6314c321751b (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
/*
 * Copyright © 2013 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 */

#ifndef GPU_PERF_H
#define GPU_PERF_H

#include <stdint.h>
#include <stdbool.h>

#define MAX_RINGS 16

struct gpu_perf {
	const char *error;
	int page_size;
	int nr_cpus;
	int nr_events;
	int *fd;
	void **map;
	struct gpu_perf_sample {
		uint64_t id;
		int (*func)(struct gpu_perf *, const void *);
	} *sample;

	unsigned flip_complete[MAX_RINGS];
	unsigned ctx_switch[MAX_RINGS];

	struct gpu_perf_comm {
		struct gpu_perf_comm *next;
		char name[256];
		pid_t pid;
		bool active;
		int nr_requests[MAX_RINGS];
		void *user_data;

		uint64_t wait_time;
		uint32_t nr_sema;

		time_t show;
	} *comm;
	struct gpu_perf_time {
		struct gpu_perf_time *next;
		struct gpu_perf_comm *comm;
		uint32_t context;
		uint32_t seqno;
		uint64_t time;
	} *wait[MAX_RINGS];
};

void gpu_perf_init(struct gpu_perf *gp, unsigned flags);
int gpu_perf_update(struct gpu_perf *gp);

#endif /* GPU_PERF_H */