1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
|
/*
* Copyright © 2010, 2013 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*
* Authors:
* Eric Anholt <eric@anholt.net>
*/
#include <unistd.h>
#include <stdlib.h>
#include <stdio.h>
#include <err.h>
#include <sys/ioctl.h>
#include "drm.h"
#include "i915_drm.h"
#include "drmtest.h"
#include "intel_gpu_tools.h"
#include "intel_bufmgr.h"
#include "intel_batchbuffer.h"
#define COUNTER_COUNT 29
const char *counter_name[COUNTER_COUNT] = {
"cycles the CS unit is starved",
"cycles the CS unit is stalled",
"cycles the VF unit is starved",
"cycles the VF unit is stalled",
"cycles the VS unit is starved",
"cycles the VS unit is stalled",
"cycles the GS unit is starved",
"cycles the GS unit is stalled",
"cycles the CL unit is starved",
"cycles the CL unit is stalled",
"cycles the SF unit is starved",
"cycles the SF unit is stalled",
"cycles the WZ unit is starved",
"cycles the WZ unit is stalled",
"Z buffer read/write ",
"cycles each EU was active ",
"cycles each EU was suspended ",
"cycles threads loaded all EUs",
"cycles filtering active ",
"cycles PS threads executed ",
"subspans written to RC ",
"bytes read for texture reads ",
"texels returned from sampler ",
"polygons not culled ",
"clocks MASF has valid message",
"64b writes/reads from RC ",
"reads on dataport ",
"clocks MASF has valid msg not consumed by sampler",
"cycles any EU is stalled for math",
};
int have_totals = 0;
uint32_t totals[COUNTER_COUNT];
uint32_t last_counter[COUNTER_COUNT];
static drm_intel_bufmgr *bufmgr;
struct intel_batchbuffer *batch;
/* DW0 */
#define MI_REPORT_PERF_COUNT ((0x26 << 23) | (3 - 2))
#define MI_COUNTER_SET_0 (0 << 6)
#define MI_COUNTER_SET_1 (1 << 6)
/* DW1 */
#define MI_COUNTER_ADDRESS_GTT (1 << 0)
/* DW2: report ID */
static void
get_counters(void)
{
int i;
drm_intel_bo *stats_bo;
uint32_t *stats_result;
stats_bo = drm_intel_bo_alloc(bufmgr, "stats", 4096, 4096);
BEGIN_BATCH(6);
OUT_BATCH(MI_REPORT_PERF_COUNT | MI_COUNTER_SET_0);
OUT_RELOC(stats_bo,
I915_GEM_DOMAIN_INSTRUCTION, I915_GEM_DOMAIN_INSTRUCTION,
0);
OUT_BATCH(0);
OUT_BATCH(MI_REPORT_PERF_COUNT | MI_COUNTER_SET_1);
OUT_RELOC(stats_bo,
I915_GEM_DOMAIN_INSTRUCTION, I915_GEM_DOMAIN_INSTRUCTION,
64);
OUT_BATCH(0);
ADVANCE_BATCH();
intel_batchbuffer_flush(batch);
drm_intel_bo_map(stats_bo, 0);
stats_result = stats_bo->virtual;
/* skip REPORT_ID, TIMESTAMP */
stats_result += 3;
for (i = 0 ; i < COUNTER_COUNT; i++) {
totals[i] += stats_result[i] - last_counter[i];
last_counter[i] = stats_result[i];
}
drm_intel_bo_unmap(stats_bo);
drm_intel_bo_unreference(stats_bo);
}
#define STATS_CHECK_FREQUENCY 100
#define STATS_REPORT_FREQUENCY 2
int
main(int argc, char **argv)
{
uint32_t devid;
int i;
char clear_screen[] = {0x1b, '[', 'H',
0x1b, '[', 'J',
0x0};
int fd;
int l;
fd = drm_open_any();
devid = intel_get_drm_devid(fd);
bufmgr = drm_intel_bufmgr_gem_init(fd, 4096);
drm_intel_bufmgr_gem_enable_reuse(bufmgr);
batch = intel_batchbuffer_alloc(bufmgr, devid);
if (!IS_GEN5(devid)) {
printf("This tool is only for Ironlake.\n");
abort();
}
for (;;) {
for (l = 0; l < STATS_CHECK_FREQUENCY; l++) {
printf("%s", clear_screen);
if (l % (STATS_CHECK_FREQUENCY / STATS_REPORT_FREQUENCY) == 0) {
if (have_totals) {
for (i = 0; i < COUNTER_COUNT; i++) {
printf("%s: %u\n", counter_name[i],
totals[i]);
totals[i] = 0;
}
}
}
get_counters();
have_totals = 1;
usleep(1000000 / STATS_CHECK_FREQUENCY);
}
}
return 0;
}
|
