diff options
author | Jimmy Rubin <jimmy.rubin@stericsson.com> | 2011-10-03 13:26:07 +0200 |
---|---|---|
committer | Philippe Langlais <philippe.langlais@stericsson.com> | 2012-05-22 11:04:15 +0200 |
commit | 2685cb2d636cf1d75a23ea824b70d9b6826703df (patch) | |
tree | 4d875804a0c1ee7ec0c5b40e473691afc4177dd4 /include | |
parent | 371063532de07a8f20e494252c658b612746fcd9 (diff) |
video: mcde: Remove MCDE 3_0_5 version support
This MCDE version is used in db8500 v1.
ST-Ericsson ID: 362765
ST-Ericsson Linux next: NA
ST-Ericsson FOSS-OUT ID: Trivial
Change-Id: Ie5039e8d2bb838c900f6b14c18cce097f57a393d
Signed-off-by: Jimmy Rubin <jimmy.rubin@stericsson.com>
Reviewed-on: http://gerrit.lud.stericsson.com/gerrit/33321
Reviewed-by: QATOOLS
Reviewed-by: Per PERSSON <per.xb.persson@stericsson.com>
Reviewed-by: Marcus LORENTZON <marcus.xm.lorentzon@stericsson.com>
Diffstat (limited to 'include')
-rw-r--r-- | include/video/mcde.h | 66 |
1 files changed, 0 insertions, 66 deletions
diff --git a/include/video/mcde.h b/include/video/mcde.h index b81d88af5fd..8e4a86a205a 100644 --- a/include/video/mcde.h +++ b/include/video/mcde.h @@ -39,69 +39,6 @@ enum mcde_chnl { MCDE_CHNL_C1 = 3, }; -/* Channel path */ -#define MCDE_CHNLPATH(__chnl, __fifo, __type, __ifc, __link) \ - (((__chnl) << 16) | ((__fifo) << 12) | \ - ((__type) << 8) | ((__ifc) << 4) | ((__link) << 0)) -enum mcde_chnl_path { - /* Channel A */ - MCDE_CHNLPATH_CHNLA_FIFOA_DPI_0 = MCDE_CHNLPATH(MCDE_CHNL_A, - MCDE_FIFO_A, MCDE_PORTTYPE_DPI, 0, 0), - MCDE_CHNLPATH_CHNLA_FIFOA_DSI_IFC0_0 = MCDE_CHNLPATH(MCDE_CHNL_A, - MCDE_FIFO_A, MCDE_PORTTYPE_DSI, 0, 0), - MCDE_CHNLPATH_CHNLA_FIFOA_DSI_IFC0_1 = MCDE_CHNLPATH(MCDE_CHNL_A, - MCDE_FIFO_A, MCDE_PORTTYPE_DSI, 0, 1), - MCDE_CHNLPATH_CHNLA_FIFOC0_DSI_IFC0_2 = MCDE_CHNLPATH(MCDE_CHNL_A, - MCDE_FIFO_C0, MCDE_PORTTYPE_DSI, 0, 2), - MCDE_CHNLPATH_CHNLA_FIFOC0_DSI_IFC1_0 = MCDE_CHNLPATH(MCDE_CHNL_A, - MCDE_FIFO_C0, MCDE_PORTTYPE_DSI, 1, 0), - MCDE_CHNLPATH_CHNLA_FIFOC0_DSI_IFC1_1 = MCDE_CHNLPATH(MCDE_CHNL_A, - MCDE_FIFO_C0, MCDE_PORTTYPE_DSI, 1, 1), - MCDE_CHNLPATH_CHNLA_FIFOA_DSI_IFC1_2 = MCDE_CHNLPATH(MCDE_CHNL_A, - MCDE_FIFO_A, MCDE_PORTTYPE_DSI, 1, 2), - /* Channel B */ - MCDE_CHNLPATH_CHNLB_FIFOB_DPI_1 = MCDE_CHNLPATH(MCDE_CHNL_B, - MCDE_FIFO_B, MCDE_PORTTYPE_DPI, 0, 1), - MCDE_CHNLPATH_CHNLB_FIFOB_DSI_IFC0_0 = MCDE_CHNLPATH(MCDE_CHNL_B, - MCDE_FIFO_B, MCDE_PORTTYPE_DSI, 0, 0), - MCDE_CHNLPATH_CHNLB_FIFOB_DSI_IFC0_1 = MCDE_CHNLPATH(MCDE_CHNL_B, - MCDE_FIFO_B, MCDE_PORTTYPE_DSI, 0, 1), - MCDE_CHNLPATH_CHNLB_FIFOC1_DSI_IFC0_2 = MCDE_CHNLPATH(MCDE_CHNL_B, - MCDE_FIFO_C1, MCDE_PORTTYPE_DSI, 0, 2), - MCDE_CHNLPATH_CHNLB_FIFOC1_DSI_IFC1_0 = MCDE_CHNLPATH(MCDE_CHNL_B, - MCDE_FIFO_C1, MCDE_PORTTYPE_DSI, 1, 0), - MCDE_CHNLPATH_CHNLB_FIFOC1_DSI_IFC1_1 = MCDE_CHNLPATH(MCDE_CHNL_B, - MCDE_FIFO_C1, MCDE_PORTTYPE_DSI, 1, 1), - MCDE_CHNLPATH_CHNLB_FIFOB_DSI_IFC1_2 = MCDE_CHNLPATH(MCDE_CHNL_B, - MCDE_FIFO_B, MCDE_PORTTYPE_DSI, 1, 2), - /* Channel C0 */ - MCDE_CHNLPATH_CHNLC0_FIFOA_DSI_IFC0_0 = MCDE_CHNLPATH(MCDE_CHNL_C0, - MCDE_FIFO_A, MCDE_PORTTYPE_DSI, 0, 0), - MCDE_CHNLPATH_CHNLC0_FIFOA_DSI_IFC0_1 = MCDE_CHNLPATH(MCDE_CHNL_C0, - MCDE_FIFO_A, MCDE_PORTTYPE_DSI, 0, 1), - MCDE_CHNLPATH_CHNLC0_FIFOC0_DSI_IFC0_2 = MCDE_CHNLPATH(MCDE_CHNL_C0, - MCDE_FIFO_C0, MCDE_PORTTYPE_DSI, 0, 2), - MCDE_CHNLPATH_CHNLC0_FIFOC0_DSI_IFC1_0 = MCDE_CHNLPATH(MCDE_CHNL_C0, - MCDE_FIFO_C0, MCDE_PORTTYPE_DSI, 1, 0), - MCDE_CHNLPATH_CHNLC0_FIFOC0_DSI_IFC1_1 = MCDE_CHNLPATH(MCDE_CHNL_C0, - MCDE_FIFO_C0, MCDE_PORTTYPE_DSI, 1, 1), - MCDE_CHNLPATH_CHNLC0_FIFOA_DSI_IFC1_2 = MCDE_CHNLPATH(MCDE_CHNL_C0, - MCDE_FIFO_A, MCDE_PORTTYPE_DSI, 1, 2), - /* Channel C1 */ - MCDE_CHNLPATH_CHNLC1_FIFOB_DSI_IFC0_0 = MCDE_CHNLPATH(MCDE_CHNL_C1, - MCDE_FIFO_B, MCDE_PORTTYPE_DSI, 0, 0), - MCDE_CHNLPATH_CHNLC1_FIFOB_DSI_IFC0_1 = MCDE_CHNLPATH(MCDE_CHNL_C1, - MCDE_FIFO_B, MCDE_PORTTYPE_DSI, 0, 1), - MCDE_CHNLPATH_CHNLC1_FIFOC1_DSI_IFC0_2 = MCDE_CHNLPATH(MCDE_CHNL_C1, - MCDE_FIFO_C1, MCDE_PORTTYPE_DSI, 0, 2), - MCDE_CHNLPATH_CHNLC1_FIFOC1_DSI_IFC1_0 = MCDE_CHNLPATH(MCDE_CHNL_C1, - MCDE_FIFO_C1, MCDE_PORTTYPE_DSI, 1, 0), - MCDE_CHNLPATH_CHNLC1_FIFOC1_DSI_IFC1_1 = MCDE_CHNLPATH(MCDE_CHNL_C1, - MCDE_FIFO_C1, MCDE_PORTTYPE_DSI, 1, 1), - MCDE_CHNLPATH_CHNLC1_FIFOB_DSI_IFC1_2 = MCDE_CHNLPATH(MCDE_CHNL_C1, - MCDE_FIFO_B, MCDE_PORTTYPE_DSI, 1, 2), -}; - /* Update sync mode */ enum mcde_sync_src { MCDE_SYNCSRC_OFF = 0, /* No sync */ @@ -235,8 +172,6 @@ enum mcde_display_rotation { #define MCDE_INPUT_FIFO_SIZE_3_0_8 128 /* Tv-out defines */ -#define MCDE_CONFIG_TVOUT_HBORDER 2 -#define MCDE_CONFIG_TVOUT_VBORDER 2 #define MCDE_CONFIG_TVOUT_BACKGROUND_LUMINANCE 0x83 #define MCDE_CONFIG_TVOUT_BACKGROUND_CHROMINANCE_CB 0x9C #define MCDE_CONFIG_TVOUT_BACKGROUND_CHROMINANCE_CR 0x2C @@ -248,7 +183,6 @@ enum mcde_display_rotation { #define MCDE_CHIP_VERSION_4_0_4 4 /* U5500 V2 */ #define MCDE_CHIP_VERSION_1_0_4 3 /* U5500 V1 */ #define MCDE_CHIP_VERSION_3_0_8 2 /* U8500 V2 */ -#define MCDE_CHIP_VERSION_3_0_5 1 /* U8500 V1 */ #define MCDE_CHIP_VERSION_3 0 /* DSI modes */ |