blob: 552f32c103aa69970d6c2da662bc3ac5ea865c1d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
|
/*
* Copyright (C) 2009 ST-Ericsson.
*
* U8500 hardware definitions
*
* This file is licensed under the terms of the GNU General Public
* License version 2. This program is licensed "as is" without any
* warranty of any kind, whether express or implied.
*/
#ifndef __MACH_HARDWARE_H
#define __MACH_HARDWARE_H
/*
* Macros to get at IO space when running virtually
* We dont map all the peripherals, let ioremap do
* this for us. We map only very basic peripherals here.
*/
#define U8500_IO_VIRTUAL 0xf0000000
#define U8500_IO_PHYSICAL 0xa0000000
/* This macro is used in assembly, so no cast */
#define IO_ADDRESS(x) \
(((x) & 0x0fffffff) + (((x) >> 4) & 0x0f000000) + U8500_IO_VIRTUAL)
/* typesafe io address */
#define __io_address(n) __io(IO_ADDRESS(n))
#include <mach/db8500-regs.h>
#include <mach/db5500-regs.h>
/*
* FIFO offsets for IPs
*/
#define MSP_TX_RX_REG_OFFSET (0)
#define HASH1_TX_REG_OFFSET (0x4)
#define SSP_TX_RX_REG_OFFSET (0x8)
#define SPI_TX_RX_REG_OFFSET (0x8)
#define SD_MMC_TX_RX_REG_OFFSET (0x80)
#define CRYP1_RX_REG_OFFSET (0x10)
#define CRYP1_TX_REG_OFFSET (0x8)
#define SSP_0_CONTROLLER 4
#define SSP_1_CONTROLLER 5
#define SPI023_0_CONTROLLER 6
#define SPI023_1_CONTROLLER 7
#define SPI023_2_CONTROLLER 8
#define SPI023_3_CONTROLLER 9
#ifndef __ASSEMBLY__
#include <mach/id.h>
extern void __iomem *_PRCMU_BASE;
#define ARRAY_AND_SIZE(x) (x), ARRAY_SIZE(x)
#endif /* __ASSEMBLY__ */
#endif /* __MACH_HARDWARE_H */
|
