1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
|
/*
* Copyright (C) STMicroelectronics 2009
* Copyright (C) ST-Ericsson SA 2010-2011
*
* License Terms: GNU General Public License v2
* Author: Sundar Iyer for ST-Ericsson
*
*/
#include <linux/io.h>
#include <mach/hardware.h>
#include <mach/context.h>
/*
* ST-Interconnect context
*/
/* priority, bw limiter register offsets */
#define NODE_HIBW1_ESRAM_IN_0_PRIORITY 0x00
#define NODE_HIBW1_ESRAM_IN_1_PRIORITY 0x04
#define NODE_HIBW1_ESRAM_IN_2_PRIORITY 0x08
#define NODE_HIBW1_ESRAM_IN_0_ARB_1_LIMIT 0x24
#define NODE_HIBW1_ESRAM_IN_0_ARB_2_LIMIT 0x28
#define NODE_HIBW1_ESRAM_IN_0_ARB_3_LIMIT 0x2C
#define NODE_HIBW1_ESRAM_IN_1_ARB_1_LIMIT 0x30
#define NODE_HIBW1_ESRAM_IN_1_ARB_2_LIMIT 0x34
#define NODE_HIBW1_ESRAM_IN_1_ARB_3_LIMIT 0x38
#define NODE_HIBW1_ESRAM_IN_2_ARB_1_LIMIT 0x3C
#define NODE_HIBW1_ESRAM_IN_2_ARB_2_LIMIT 0x40
#define NODE_HIBW1_ESRAM_IN_2_ARB_3_LIMIT 0x44
#define NODE_HIBW1_DDR_IN_0_PRIORITY 0x400
#define NODE_HIBW1_DDR_IN_1_PRIORITY 0x404
#define NODE_HIBW1_DDR_IN_2_PRIORITY 0x408
#define NODE_HIBW1_DDR_IN_0_LIMIT 0x424
#define NODE_HIBW1_DDR_IN_1_LIMIT 0x428
#define NODE_HIBW1_DDR_IN_2_LIMIT 0x42C
#define NODE_HIBW1_DDR_OUT_0_PRIORITY 0x430
#define NODE_HIBW2_ESRAM_IN_0_PRIORITY 0x800
#define NODE_HIBW2_ESRAM_IN_1_PRIORITY 0x804
#define NODE_HIBW2_ESRAM_IN_0_ARB_1_LIMIT 0x818
#define NODE_HIBW2_ESRAM_IN_0_ARB_2_LIMIT 0x81C
#define NODE_HIBW2_ESRAM_IN_0_ARB_3_LIMIT 0x820
#define NODE_HIBW2_ESRAM_IN_1_ARB_1_LIMIT 0x824
#define NODE_HIBW2_ESRAM_IN_1_ARB_2_LIMIT 0x828
#define NODE_HIBW2_ESRAM_IN_1_ARB_3_LIMIT 0x82C
#define NODE_HIBW2_DDR_IN_0_PRIORITY 0xC00
#define NODE_HIBW2_DDR_IN_1_PRIORITY 0xC04
#define NODE_HIBW2_DDR_IN_2_PRIORITY 0xC08
#define NODE_HIBW2_DDR_IN_0_LIMIT 0xC24
#define NODE_HIBW2_DDR_IN_1_LIMIT 0xC28
#define NODE_HIBW2_DDR_IN_2_LIMIT 0xC2C
#define NODE_HIBW2_DDR_OUT_0_PRIORITY 0xC30
/*
* Note the following addresses are presented in
* db8500 design spec v3.1 and v3.3, table 10.
* But their addresses are not the same as in the
* description. The addresses in the description
* of each registers are correct.
* NODE_HIBW2_DDR_IN_3_LIMIT is only present in v1.
*
* Faulty registers addresses in table 10:
* NODE_HIBW2_DDR_IN_2_LIMIT 0xC38
* NODE_HIBW2_DDR_IN_3_LIMIT 0xC3C
* NODE_HIBW2_DDR_OUT_0_PRIORITY 0xC40
*/
#define NODE_ESRAM0_IN_0_PRIORITY 0x1000
#define NODE_ESRAM0_IN_1_PRIORITY 0x1004
#define NODE_ESRAM0_IN_2_PRIORITY 0x1008
#define NODE_ESRAM0_IN_3_PRIORITY 0x100C
#define NODE_ESRAM0_IN_0_LIMIT 0x1030
#define NODE_ESRAM0_IN_1_LIMIT 0x1034
#define NODE_ESRAM0_IN_2_LIMIT 0x1038
#define NODE_ESRAM0_IN_3_LIMIT 0x103C
/* common */
#define NODE_ESRAM1_2_IN_0_PRIORITY 0x1400
#define NODE_ESRAM1_2_IN_1_PRIORITY 0x1404
#define NODE_ESRAM1_2_IN_2_PRIORITY 0x1408
#define NODE_ESRAM1_2_IN_3_PRIORITY 0x140C
#define NODE_ESRAM1_2_IN_0_ARB_1_LIMIT 0x1430
#define NODE_ESRAM1_2_IN_0_ARB_2_LIMIT 0x1434
#define NODE_ESRAM1_2_IN_1_ARB_1_LIMIT 0x1438
#define NODE_ESRAM1_2_IN_1_ARB_2_LIMIT 0x143C
#define NODE_ESRAM1_2_IN_2_ARB_1_LIMIT 0x1440
#define NODE_ESRAM1_2_IN_2_ARB_2_LIMIT 0x1444
#define NODE_ESRAM1_2_IN_3_ARB_1_LIMIT 0x1448
#define NODE_ESRAM1_2_IN_3_ARB_2_LIMIT 0x144C
#define NODE_ESRAM3_4_IN_0_PRIORITY 0x1800
#define NODE_ESRAM3_4_IN_1_PRIORITY 0x1804
#define NODE_ESRAM3_4_IN_2_PRIORITY 0x1808
#define NODE_ESRAM3_4_IN_3_PRIORITY 0x180C
#define NODE_ESRAM3_4_IN_0_ARB_1_LIMIT 0x1830
#define NODE_ESRAM3_4_IN_0_ARB_2_LIMIT 0x1834
#define NODE_ESRAM3_4_IN_1_ARB_1_LIMIT 0x1838
#define NODE_ESRAM3_4_IN_1_ARB_2_LIMIT 0x183C
#define NODE_ESRAM3_4_IN_2_ARB_1_LIMIT 0x1840
#define NODE_ESRAM3_4_IN_2_ARB_2_LIMIT 0x1844
#define NODE_ESRAM3_4_IN_3_ARB_1_LIMIT 0x1848
#define NODE_ESRAM3_4_IN_3_ARB_2_LIMIT 0x184C
static struct {
void __iomem *base;
u32 hibw1_esram_in_pri[3];
u32 hibw1_esram_in0_arb[3];
u32 hibw1_esram_in1_arb[3];
u32 hibw1_esram_in2_arb[3];
u32 hibw1_ddr_in_prio[3];
u32 hibw1_ddr_in_limit[3];
u32 hibw1_ddr_out_prio;
/* HiBw2 node registers */
u32 hibw2_esram_in_pri[2];
u32 hibw2_esram_in0_arblimit[3];
u32 hibw2_esram_in1_arblimit[3];
u32 hibw2_ddr_in_prio[4];
u32 hibw2_ddr_in_limit[4];
u32 hibw2_ddr_out_prio;
/* ESRAM node registers */
u32 esram_in_prio[4];
u32 esram_in_lim[4];
u32 esram0_in_prio[4];
u32 esram0_in_lim[4];
u32 esram12_in_prio[4];
u32 esram12_in_arb_lim[8];
u32 esram34_in_prio[4];
u32 esram34_in_arb_lim[8];
} context_icn;
/**
* u8500_context_save_icn() - save ICN context
*
*/
void u8500_context_save_icn(void)
{
void __iomem *b = context_icn.base;
context_icn.hibw1_esram_in_pri[0] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_0_PRIORITY);
context_icn.hibw1_esram_in_pri[1] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_1_PRIORITY);
context_icn.hibw1_esram_in_pri[2] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_2_PRIORITY);
context_icn.hibw1_esram_in0_arb[0] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_0_ARB_1_LIMIT);
context_icn.hibw1_esram_in0_arb[1] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_0_ARB_2_LIMIT);
context_icn.hibw1_esram_in0_arb[2] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_0_ARB_3_LIMIT);
context_icn.hibw1_esram_in1_arb[0] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_1_ARB_1_LIMIT);
context_icn.hibw1_esram_in1_arb[1] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_1_ARB_2_LIMIT);
context_icn.hibw1_esram_in1_arb[2] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_1_ARB_3_LIMIT);
context_icn.hibw1_esram_in2_arb[0] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_2_ARB_1_LIMIT);
context_icn.hibw1_esram_in2_arb[1] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_2_ARB_2_LIMIT);
context_icn.hibw1_esram_in2_arb[2] =
readl_relaxed(b + NODE_HIBW1_ESRAM_IN_2_ARB_3_LIMIT);
context_icn.hibw1_ddr_in_prio[0] =
readl_relaxed(b + NODE_HIBW1_DDR_IN_0_PRIORITY);
context_icn.hibw1_ddr_in_prio[1] =
readl_relaxed(b + NODE_HIBW1_DDR_IN_1_PRIORITY);
context_icn.hibw1_ddr_in_prio[2] =
readl_relaxed(b + NODE_HIBW1_DDR_IN_2_PRIORITY);
context_icn.hibw1_ddr_in_limit[0] =
readl_relaxed(b + NODE_HIBW1_DDR_IN_0_LIMIT);
context_icn.hibw1_ddr_in_limit[1] =
readl_relaxed(b + NODE_HIBW1_DDR_IN_1_LIMIT);
context_icn.hibw1_ddr_in_limit[2] =
readl_relaxed(b + NODE_HIBW1_DDR_IN_2_LIMIT);
context_icn.hibw1_ddr_out_prio =
readl_relaxed(b + NODE_HIBW1_DDR_OUT_0_PRIORITY);
context_icn.hibw2_esram_in_pri[0] =
readl_relaxed(b + NODE_HIBW2_ESRAM_IN_0_PRIORITY);
context_icn.hibw2_esram_in_pri[1] =
readl_relaxed(b + NODE_HIBW2_ESRAM_IN_1_PRIORITY);
context_icn.hibw2_esram_in0_arblimit[0] =
readl_relaxed(b + NODE_HIBW2_ESRAM_IN_0_ARB_1_LIMIT);
context_icn.hibw2_esram_in0_arblimit[1] =
readl_relaxed(b + NODE_HIBW2_ESRAM_IN_0_ARB_2_LIMIT);
context_icn.hibw2_esram_in0_arblimit[2] =
readl_relaxed(b + NODE_HIBW2_ESRAM_IN_0_ARB_3_LIMIT);
context_icn.hibw2_esram_in1_arblimit[0] =
readl_relaxed(b + NODE_HIBW2_ESRAM_IN_1_ARB_1_LIMIT);
context_icn.hibw2_esram_in1_arblimit[1] =
readl_relaxed(b + NODE_HIBW2_ESRAM_IN_1_ARB_2_LIMIT);
context_icn.hibw2_esram_in1_arblimit[2] =
readl_relaxed(b + NODE_HIBW2_ESRAM_IN_1_ARB_3_LIMIT);
context_icn.hibw2_ddr_in_prio[0] =
readl_relaxed(b + NODE_HIBW2_DDR_IN_0_PRIORITY);
context_icn.hibw2_ddr_in_prio[1] =
readl_relaxed(b + NODE_HIBW2_DDR_IN_1_PRIORITY);
context_icn.hibw2_ddr_in_prio[2] =
readl_relaxed(b + NODE_HIBW2_DDR_IN_2_PRIORITY);
context_icn.hibw2_ddr_in_limit[0] =
readl_relaxed(b + NODE_HIBW2_DDR_IN_0_LIMIT);
context_icn.hibw2_ddr_in_limit[1] =
readl_relaxed(b + NODE_HIBW2_DDR_IN_1_LIMIT);
context_icn.hibw2_ddr_in_limit[2] =
readl_relaxed(b + NODE_HIBW2_DDR_IN_2_LIMIT);
context_icn.hibw2_ddr_out_prio =
readl_relaxed(b + NODE_HIBW2_DDR_OUT_0_PRIORITY);
context_icn.esram0_in_prio[0] =
readl_relaxed(b + NODE_ESRAM0_IN_0_PRIORITY);
context_icn.esram0_in_prio[1] =
readl_relaxed(b + NODE_ESRAM0_IN_1_PRIORITY);
context_icn.esram0_in_prio[2] =
readl_relaxed(b + NODE_ESRAM0_IN_2_PRIORITY);
context_icn.esram0_in_prio[3] =
readl_relaxed(b + NODE_ESRAM0_IN_3_PRIORITY);
context_icn.esram0_in_lim[0] =
readl_relaxed(b + NODE_ESRAM0_IN_0_LIMIT);
context_icn.esram0_in_lim[1] =
readl_relaxed(b + NODE_ESRAM0_IN_1_LIMIT);
context_icn.esram0_in_lim[2] =
readl_relaxed(b + NODE_ESRAM0_IN_2_LIMIT);
context_icn.esram0_in_lim[3] =
readl_relaxed(b + NODE_ESRAM0_IN_3_LIMIT);
context_icn.esram12_in_prio[0] =
readl_relaxed(b + NODE_ESRAM1_2_IN_0_PRIORITY);
context_icn.esram12_in_prio[1] =
readl_relaxed(b + NODE_ESRAM1_2_IN_1_PRIORITY);
context_icn.esram12_in_prio[2] =
readl_relaxed(b + NODE_ESRAM1_2_IN_2_PRIORITY);
context_icn.esram12_in_prio[3] =
readl_relaxed(b + NODE_ESRAM1_2_IN_3_PRIORITY);
context_icn.esram12_in_arb_lim[0] =
readl_relaxed(b + NODE_ESRAM1_2_IN_0_ARB_1_LIMIT);
context_icn.esram12_in_arb_lim[1] =
readl_relaxed(b + NODE_ESRAM1_2_IN_0_ARB_2_LIMIT);
context_icn.esram12_in_arb_lim[2] =
readl_relaxed(b + NODE_ESRAM1_2_IN_1_ARB_1_LIMIT);
context_icn.esram12_in_arb_lim[3] =
readl_relaxed(b + NODE_ESRAM1_2_IN_1_ARB_2_LIMIT);
context_icn.esram12_in_arb_lim[4] =
readl_relaxed(b + NODE_ESRAM1_2_IN_2_ARB_1_LIMIT);
context_icn.esram12_in_arb_lim[5] =
readl_relaxed(b + NODE_ESRAM1_2_IN_2_ARB_2_LIMIT);
context_icn.esram12_in_arb_lim[6] =
readl_relaxed(b + NODE_ESRAM1_2_IN_3_ARB_1_LIMIT);
context_icn.esram12_in_arb_lim[7] =
readl_relaxed(b + NODE_ESRAM1_2_IN_3_ARB_2_LIMIT);
context_icn.esram34_in_prio[0] =
readl_relaxed(b + NODE_ESRAM3_4_IN_0_PRIORITY);
context_icn.esram34_in_prio[1] =
readl_relaxed(b + NODE_ESRAM3_4_IN_1_PRIORITY);
context_icn.esram34_in_prio[2] =
readl_relaxed(b + NODE_ESRAM3_4_IN_2_PRIORITY);
context_icn.esram34_in_prio[3] =
readl_relaxed(b + NODE_ESRAM3_4_IN_3_PRIORITY);
context_icn.esram34_in_arb_lim[0] =
readl_relaxed(b + NODE_ESRAM3_4_IN_0_ARB_1_LIMIT);
context_icn.esram34_in_arb_lim[1] =
readl_relaxed(b + NODE_ESRAM3_4_IN_0_ARB_2_LIMIT);
context_icn.esram34_in_arb_lim[2] =
readl_relaxed(b + NODE_ESRAM3_4_IN_1_ARB_1_LIMIT);
context_icn.esram34_in_arb_lim[3] =
readl_relaxed(b + NODE_ESRAM3_4_IN_1_ARB_2_LIMIT);
context_icn.esram34_in_arb_lim[4] =
readl_relaxed(b + NODE_ESRAM3_4_IN_2_ARB_1_LIMIT);
context_icn.esram34_in_arb_lim[5] =
readl_relaxed(b + NODE_ESRAM3_4_IN_2_ARB_2_LIMIT);
context_icn.esram34_in_arb_lim[6] =
readl_relaxed(b + NODE_ESRAM3_4_IN_3_ARB_1_LIMIT);
context_icn.esram34_in_arb_lim[7] =
readl_relaxed(b + NODE_ESRAM3_4_IN_3_ARB_2_LIMIT);
}
/**
* u8500_context_restore_icn() - restore ICN context
*
*/
void u8500_context_restore_icn(void)
{
void __iomem *b = context_icn.base;
writel_relaxed(context_icn.hibw1_esram_in_pri[0],
b + NODE_HIBW1_ESRAM_IN_0_PRIORITY);
writel_relaxed(context_icn.hibw1_esram_in_pri[1],
b + NODE_HIBW1_ESRAM_IN_1_PRIORITY);
writel_relaxed(context_icn.hibw1_esram_in_pri[2],
b + NODE_HIBW1_ESRAM_IN_2_PRIORITY);
writel_relaxed(context_icn.hibw1_esram_in0_arb[0],
b + NODE_HIBW1_ESRAM_IN_0_ARB_1_LIMIT);
writel_relaxed(context_icn.hibw1_esram_in0_arb[1],
b + NODE_HIBW1_ESRAM_IN_0_ARB_2_LIMIT);
writel_relaxed(context_icn.hibw1_esram_in0_arb[2],
b + NODE_HIBW1_ESRAM_IN_0_ARB_3_LIMIT);
writel_relaxed(context_icn.hibw1_esram_in1_arb[0],
b + NODE_HIBW1_ESRAM_IN_1_ARB_1_LIMIT);
writel_relaxed(context_icn.hibw1_esram_in1_arb[1],
b + NODE_HIBW1_ESRAM_IN_1_ARB_2_LIMIT);
writel_relaxed(context_icn.hibw1_esram_in1_arb[2],
b + NODE_HIBW1_ESRAM_IN_1_ARB_3_LIMIT);
writel_relaxed(context_icn.hibw1_esram_in2_arb[0],
b + NODE_HIBW1_ESRAM_IN_2_ARB_1_LIMIT);
writel_relaxed(context_icn.hibw1_esram_in2_arb[1],
b + NODE_HIBW1_ESRAM_IN_2_ARB_2_LIMIT);
writel_relaxed(context_icn.hibw1_esram_in2_arb[2],
b + NODE_HIBW1_ESRAM_IN_2_ARB_3_LIMIT);
writel_relaxed(context_icn.hibw1_ddr_in_prio[0],
b + NODE_HIBW1_DDR_IN_0_PRIORITY);
writel_relaxed(context_icn.hibw1_ddr_in_prio[1],
b + NODE_HIBW1_DDR_IN_1_PRIORITY);
writel_relaxed(context_icn.hibw1_ddr_in_prio[2],
b + NODE_HIBW1_DDR_IN_2_PRIORITY);
writel_relaxed(context_icn.hibw1_ddr_in_limit[0],
b + NODE_HIBW1_DDR_IN_0_LIMIT);
writel_relaxed(context_icn.hibw1_ddr_in_limit[1],
b + NODE_HIBW1_DDR_IN_1_LIMIT);
writel_relaxed(context_icn.hibw1_ddr_in_limit[2],
b + NODE_HIBW1_DDR_IN_2_LIMIT);
writel_relaxed(context_icn.hibw1_ddr_out_prio,
b + NODE_HIBW1_DDR_OUT_0_PRIORITY);
writel_relaxed(context_icn.hibw2_esram_in_pri[0],
b + NODE_HIBW2_ESRAM_IN_0_PRIORITY);
writel_relaxed(context_icn.hibw2_esram_in_pri[1],
b + NODE_HIBW2_ESRAM_IN_1_PRIORITY);
writel_relaxed(context_icn.hibw2_esram_in0_arblimit[0],
b + NODE_HIBW2_ESRAM_IN_0_ARB_1_LIMIT);
writel_relaxed(context_icn.hibw2_esram_in0_arblimit[1],
b + NODE_HIBW2_ESRAM_IN_0_ARB_2_LIMIT);
writel_relaxed(context_icn.hibw2_esram_in0_arblimit[2],
b + NODE_HIBW2_ESRAM_IN_0_ARB_3_LIMIT);
writel_relaxed(context_icn.hibw2_esram_in1_arblimit[0],
b + NODE_HIBW2_ESRAM_IN_1_ARB_1_LIMIT);
writel_relaxed(context_icn.hibw2_esram_in1_arblimit[1],
b + NODE_HIBW2_ESRAM_IN_1_ARB_2_LIMIT);
writel_relaxed(context_icn.hibw2_esram_in1_arblimit[2],
b + NODE_HIBW2_ESRAM_IN_1_ARB_3_LIMIT);
writel_relaxed(context_icn.hibw2_ddr_in_prio[0],
b + NODE_HIBW2_DDR_IN_0_PRIORITY);
writel_relaxed(context_icn.hibw2_ddr_in_prio[1],
b + NODE_HIBW2_DDR_IN_1_PRIORITY);
writel_relaxed(context_icn.hibw2_ddr_in_prio[2],
b + NODE_HIBW2_DDR_IN_2_PRIORITY);
writel_relaxed(context_icn.hibw2_ddr_in_limit[0],
b + NODE_HIBW2_DDR_IN_0_LIMIT);
writel_relaxed(context_icn.hibw2_ddr_in_limit[1],
b + NODE_HIBW2_DDR_IN_1_LIMIT);
writel_relaxed(context_icn.hibw2_ddr_in_limit[2],
b + NODE_HIBW2_DDR_IN_2_LIMIT);
writel_relaxed(context_icn.hibw2_ddr_out_prio,
b + NODE_HIBW2_DDR_OUT_0_PRIORITY);
writel_relaxed(context_icn.esram0_in_prio[0],
b + NODE_ESRAM0_IN_0_PRIORITY);
writel_relaxed(context_icn.esram0_in_prio[1],
b + NODE_ESRAM0_IN_1_PRIORITY);
writel_relaxed(context_icn.esram0_in_prio[2],
b + NODE_ESRAM0_IN_2_PRIORITY);
writel_relaxed(context_icn.esram0_in_prio[3],
b + NODE_ESRAM0_IN_3_PRIORITY);
writel_relaxed(context_icn.esram0_in_lim[0],
b + NODE_ESRAM0_IN_0_LIMIT);
writel_relaxed(context_icn.esram0_in_lim[1],
b + NODE_ESRAM0_IN_1_LIMIT);
writel_relaxed(context_icn.esram0_in_lim[2],
b + NODE_ESRAM0_IN_2_LIMIT);
writel_relaxed(context_icn.esram0_in_lim[3],
b + NODE_ESRAM0_IN_3_LIMIT);
writel_relaxed(context_icn.esram12_in_prio[0],
b + NODE_ESRAM1_2_IN_0_PRIORITY);
writel_relaxed(context_icn.esram12_in_prio[1],
b + NODE_ESRAM1_2_IN_1_PRIORITY);
writel_relaxed(context_icn.esram12_in_prio[2],
b + NODE_ESRAM1_2_IN_2_PRIORITY);
writel_relaxed(context_icn.esram12_in_prio[3],
b + NODE_ESRAM1_2_IN_3_PRIORITY);
writel_relaxed(context_icn.esram12_in_arb_lim[0],
b + NODE_ESRAM1_2_IN_0_ARB_1_LIMIT);
writel_relaxed(context_icn.esram12_in_arb_lim[1],
b + NODE_ESRAM1_2_IN_0_ARB_2_LIMIT);
writel_relaxed(context_icn.esram12_in_arb_lim[2],
b + NODE_ESRAM1_2_IN_1_ARB_1_LIMIT);
writel_relaxed(context_icn.esram12_in_arb_lim[3],
b + NODE_ESRAM1_2_IN_1_ARB_2_LIMIT);
writel_relaxed(context_icn.esram12_in_arb_lim[4],
b + NODE_ESRAM1_2_IN_2_ARB_1_LIMIT);
writel_relaxed(context_icn.esram12_in_arb_lim[5],
b + NODE_ESRAM1_2_IN_2_ARB_2_LIMIT);
writel_relaxed(context_icn.esram12_in_arb_lim[6],
b + NODE_ESRAM1_2_IN_3_ARB_1_LIMIT);
writel_relaxed(context_icn.esram12_in_arb_lim[7],
b + NODE_ESRAM1_2_IN_3_ARB_2_LIMIT);
writel_relaxed(context_icn.esram34_in_prio[0],
b + NODE_ESRAM3_4_IN_0_PRIORITY);
writel_relaxed(context_icn.esram34_in_prio[1],
b + NODE_ESRAM3_4_IN_1_PRIORITY);
writel_relaxed(context_icn.esram34_in_prio[2],
b + NODE_ESRAM3_4_IN_2_PRIORITY);
writel_relaxed(context_icn.esram34_in_prio[3],
b + NODE_ESRAM3_4_IN_3_PRIORITY);
writel_relaxed(context_icn.esram34_in_arb_lim[0],
b + NODE_ESRAM3_4_IN_0_ARB_1_LIMIT);
writel_relaxed(context_icn.esram34_in_arb_lim[1],
b + NODE_ESRAM3_4_IN_0_ARB_2_LIMIT);
writel_relaxed(context_icn.esram34_in_arb_lim[2],
b + NODE_ESRAM3_4_IN_1_ARB_1_LIMIT);
writel_relaxed(context_icn.esram34_in_arb_lim[3],
b + NODE_ESRAM3_4_IN_1_ARB_2_LIMIT);
writel_relaxed(context_icn.esram34_in_arb_lim[4],
b + NODE_ESRAM3_4_IN_2_ARB_1_LIMIT);
writel_relaxed(context_icn.esram34_in_arb_lim[5],
b + NODE_ESRAM3_4_IN_2_ARB_2_LIMIT);
writel_relaxed(context_icn.esram34_in_arb_lim[6],
b + NODE_ESRAM3_4_IN_3_ARB_1_LIMIT);
writel_relaxed(context_icn.esram34_in_arb_lim[7],
b + NODE_ESRAM3_4_IN_3_ARB_2_LIMIT);
}
void u8500_context_init(void)
{
context_icn.base = ioremap(U8500_ICN_BASE, SZ_8K);
}
|
