1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
|
/*
* Copyright (C) ST-Ericsson SA 2010
*
* License Terms: GNU General Public License v2
*
* U5500 PRCMU API.
*/
#ifndef __MFD_DB5500_PRCMU_H
#define __MFD_DB5500_PRCMU_H
#ifdef CONFIG_MFD_DB5500_PRCMU
void db5500_prcmu_early_init(void);
int db5500_prcmu_set_epod(u16 epod_id, u8 epod_state);
int db5500_prcmu_set_display_clocks(void);
int db5500_prcmu_disable_dsipll(void);
int db5500_prcmu_enable_dsipll(void);
int db5500_prcmu_abb_read(u8 slave, u8 reg, u8 *value, u8 size);
int db5500_prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size);
void db5500_prcmu_enable_wakeups(u32 wakeups);
int db5500_prcmu_request_clock(u8 clock, bool enable);
void db5500_prcmu_config_abb_event_readout(u32 abb_events);
void db5500_prcmu_get_abb_event_buffer(void __iomem **buf);
int prcmu_resetout(u8 resoutn, u8 state);
int db5500_prcmu_set_power_state(u8 state, bool keep_ulp_clk,
bool keep_ap_pll);
u8 db5500_prcmu_get_power_state_result(void);
int db5500_prcmu_config_esram0_deep_sleep(u8 state);
void db5500_prcmu_system_reset(u16 reset_code);
u16 db5500_prcmu_get_reset_code(void);
#ifdef CONFIG_UX500_SOC_DB5500
void prcmu_modem_req(void);
void prcmu_modem_rel(void);
void prcmu_ape_ack(void);
#endif
bool db5500_prcmu_is_modem_requested(void);
void db5500_prcmu_modem_reset(void);
int db5500_prcmu_set_arm_opp(u8 opp);
int db5500_prcmu_get_arm_opp(void);
int db5500_prcmu_set_ape_opp(u8 opp);
int db5500_prcmu_get_ape_opp(void);
int db5500_prcmu_set_ddr_opp(u8 opp);
int db5500_prcmu_get_ddr_opp(void);
u32 db5500_prcmu_read(unsigned int reg);
void db5500_prcmu_write(unsigned int reg, u32 value);
void db5500_prcmu_write_masked(unsigned int reg, u32 mask, u32 value);
static inline unsigned long prcmu_clock_rate(u8 clock)
{
return 0;
}
static inline long prcmu_round_clock_rate(u8 clock, unsigned long rate)
{
return 0;
}
static inline int prcmu_set_clock_rate(u8 clock, unsigned long rate)
{
return 0;
}
int db5500_prcmu_get_hotdog(void);
int db5500_prcmu_config_hotdog(u8 threshold);
int db5500_prcmu_config_hotmon(u8 low, u8 high);
int db5500_prcmu_start_temp_sense(u16 cycles32k);
int db5500_prcmu_stop_temp_sense(void);
int db5500_prcmu_config_a9wdog(u8 num, bool sleep_auto_off);
int db5500_prcmu_enable_a9wdog(u8 id);
int db5500_prcmu_disable_a9wdog(u8 id);
int db5500_prcmu_kick_a9wdog(u8 id);
int db5500_prcmu_load_a9wdog(u8 id, u32 timeout);
#else /* !CONFIG_UX500_SOC_DB5500 */
static inline void db5500_prcmu_early_init(void) {}
static inline int db5500_prcmu_abb_read(u8 slave, u8 reg, u8 *value, u8 size)
{
return -ENOSYS;
}
static inline int db5500_prcmu_abb_write(u8 slave, u8 reg, u8 *value, u8 size)
{
return -ENOSYS;
}
static inline int db5500_prcmu_request_clock(u8 clock, bool enable)
{
return 0;
}
static inline unsigned long db5500_prcmu_clock_rate(u8 clock)
{
return 0;
}
static inline int db5500_prcmu_set_display_clocks(void)
{
return 0;
}
static inline int db5500_prcmu_disable_dsipll(void)
{
return 0;
}
static inline int db5500_prcmu_enable_dsipll(void)
{
return 0;
}
static inline int db5500_prcmu_config_esram0_deep_sleep(u8 state)
{
return 0;
}
static inline void db5500_prcmu_enable_wakeups(u32 wakeups) {}
static inline long db5500_prcmu_round_clock_rate(u8 clock, unsigned long rate)
{
return 0;
}
static inline int db5500_prcmu_set_clock_rate(u8 clock, unsigned long rate)
{
return 0;
}
static inline int prcmu_resetout(u8 resoutn, u8 state)
{
return 0;
}
static inline int db5500_prcmu_set_epod(u16 epod_id, u8 epod_state)
{
return 0;
}
static inline void db5500_prcmu_get_abb_event_buffer(void __iomem **buf) {}
static inline void db5500_prcmu_config_abb_event_readout(u32 abb_events) {}
static inline int db5500_prcmu_set_power_state(u8 state, bool keep_ulp_clk,
bool keep_ap_pll)
{
return 0;
}
static inline u8 db5500_prcmu_get_power_state_result(void)
{
return 0;
}
static inline void db5500_prcmu_system_reset(u16 reset_code) {}
static inline u16 db5500_prcmu_get_reset_code(void)
{
return 0;
}
static inline void db5500_prcmu_modem_reset(void) {}
static inline bool db5500_prcmu_is_modem_requested(void)
{
return 0;
}
#ifdef CONFIG_UX500_SOC_DB5500
static void prcmu_ape_ack(void) {}
static void prcmu_modem_req(void) {}
static void prcmu_modem_rel(void) {}
#endif
static inline int db5500_prcmu_set_arm_opp(u8 opp)
{
return 0;
}
static inline int db5500_prcmu_get_arm_opp(void)
{
return 0;
}
static inline int db5500_prcmu_set_ape_opp(u8 opp)
{
return 0;
}
static inline int db5500_prcmu_get_ape_opp(void)
{
return 0;
}
static inline int db5500_prcmu_set_ddr_opp(u8 opp)
{
return 0;
}
static inline int db5500_prcmu_get_ddr_opp(void)
{
return 0;
}
static inline u32 db5500_prcmu_read(unsigned int reg)
{
return 0;
}
static inline void db5500_prcmu_write(unsigned int reg, u32 value) {}
static inline void db5500_prcmu_write_masked(unsigned int reg, u32 mask,
u32 value) {}
static inline int db5500_prcmu_get_hotdog(void)
{
return -ENOSYS;
}
static inline int db5500_prcmu_config_hotdog(u8 threshold)
{
return 0;
}
static inline int db5500_prcmu_config_hotmon(u8 low, u8 high)
{
return 0;
}
static inline int db5500_prcmu_start_temp_sense(u16 cycles32k)
{
return 0;
}
static inline int db5500_prcmu_stop_temp_sense(void)
{
return 0;
}
static inline int db5500_prcmu_config_a9wdog(u8 num, bool sleep_auto_off)
{
return 0;
}
static inline int db5500_prcmu_enable_a9wdog(u8 id)
{
return 0;
}
static inline int db5500_prcmu_disable_a9wdog(u8 id)
{
return 0;
}
static inline int db5500_prcmu_kick_a9wdog(u8 id)
{
return 0;
}
static inline int db5500_prcmu_load_a9wdog(u8 id, u32 timeout)
{
return 0;
}
#endif /* CONFIG_MFD_DB5500_PRCMU */
#endif /* __MFD_DB5500_PRCMU_H */
|
