summaryrefslogtreecommitdiff
path: root/cpu/mpc8xxx/ddr/ctrl_regs.c
AgeCommit message (Expand)Author
2010-01-05fsl-ddr: setup ODT_RD_CFG & ODT_WR_CFG when we interleaveDave Liu
2010-01-05fsl-ddr: add override for the Rtt_WrDave Liu
2010-01-05fsl-ddr: add the override for write levelingDave Liu
2010-01-05fsl-ddr: Fix power-down timing settingsDave Liu
2009-09-15ppc/8xxx: Misc DDR related fixesKumar Gala
2009-09-08ppc/8xxx: Remove ddr_pd_cntl register since it doesn't existKumar Gala
2009-06-12fsl-ddr: Fix handling of >4G of memory when !CONFIG_PHYS_64BITKumar Gala
2009-03-30fsl-ddr: add the DDR3 SPD infrastructureDave Liu
2009-03-30fsl-ddr: Fix two bugs in the ddr infrastructureDave Liu
2009-01-23fsl-ddr: make the self refresh idle threshold configurableDave Liu
2009-01-23fsl-ddr: clean up the ddr code for DDR3 controllerDave Liu
2009-01-23fsl-ddr: update the bit mask for DDR3 controllerDave Liu
2008-10-18Add debug information for DDR controller registersHaiying Wang
2008-10-18Make DDR interleaving mode work correctlyHaiying Wang
2008-09-07Fix compiler warning in mpc8xxx ddr codeKumar Gala
2008-08-27FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.Kumar Gala