summaryrefslogtreecommitdiff
path: root/board/bc3450/mt48lc16m16a2-75.h
blob: 3f1e1691bb6e5312c1142325d9841dacc836681c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
/*
 * (C) Copyright 2004
 * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#define SDRAM_DDR	0		/* is SDR */

#if defined(CONFIG_MPC5200)
/* Settings for XLB = 132 MHz */
#define SDRAM_MODE	0x00CD0000
/* #define SDRAM_MODE	0x008D0000 */ /* CAS latency 2 */
#define SDRAM_CONTROL	0x504F0000
#define SDRAM_CONFIG1	0xD2322800
/* #define SDRAM_CONFIG1	0xD2222800 */ /* CAS latency 2 */
/*#define SDRAM_CONFIG1	0xD7322800 */ /* SDRAM controller bug workaround */
#define SDRAM_CONFIG2	0x8AD70000
/*#define SDRAM_CONFIG2	0xDDD70000 */ /* SDRAM controller bug workaround */

#elif defined(CONFIG_MGT5100)
/* Settings for XLB = 66 MHz */
#define SDRAM_MODE	0x008D0000
#define SDRAM_CONTROL	0x504F0000
#define SDRAM_CONFIG1	0xC2222600
#define SDRAM_CONFIG2	0x88B70004
#define SDRAM_ADDRSEL	0x02000000

#else
#error Neither CONFIG_MPC5200 or CONFIG_MGT5100 defined
#endif