1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
|
/*
* Copyright (C) ST-Ericsson SA 2010
*
* Author: Marcus Lorentzon <marcus.xm.lorentzon@stericsson.com>
* for ST-Ericsson.
*
* License terms: GNU General Public License (GPL), version 2.
*/
#ifndef __MCDE__H__
#define __MCDE__H__
#define mdelay(n) ({unsigned long msec = (n); while (msec--) udelay(1000); })
/* Physical interface types */
enum mcde_port_type {
MCDE_PORTTYPE_DSI = 0,
};
/* Interface mode */
enum mcde_port_mode {
MCDE_PORTMODE_CMD = 0,
};
/* MCDE fifos */
enum mcde_fifo {
MCDE_FIFO_A = 0,
MCDE_FIFO_B = 1,
MCDE_FIFO_C0 = 2,
MCDE_FIFO_C1 = 3,
};
/* MCDE channels (pixel pipelines) */
enum mcde_chnl {
MCDE_CHNL_A = 0,
MCDE_CHNL_B = 1,
MCDE_CHNL_C0 = 2,
MCDE_CHNL_C1 = 3,
};
/* Update sync mode */
enum mcde_sync_src {
MCDE_SYNCSRC_BTA = 3, /* DSI BTA */
};
struct mcde_port {
enum mcde_port_type type;
enum mcde_port_mode mode;
u8 ifc;
u8 link;
enum mcde_sync_src sync_src;
union {
struct {
u8 virt_id;
u8 num_data_lanes;
} dsi;
} phy;
};
/* Overlay pixel formats (input) */
enum mcde_ovly_pix_fmt {
MCDE_OVLYPIXFMT_RGB565 = 1,
MCDE_OVLYPIXFMT_RGB888 = 4,
};
/* Interface pixel formats (output) */
enum mcde_port_pix_fmt {
/* MIPI standard formats */
MCDE_PORTPIXFMT_DSI_24BPP = 0x34,
};
/* DSI modes */
#define DSI_VIDEO_MODE 0
#define DSI_CMD_MODE 1
struct mcde_chnl_state;
struct mcde_chnl_state *mcde_chnl_get(enum mcde_chnl chnl_id,
enum mcde_fifo fifo, const struct mcde_port *port);
void mcde_chnl_set_update_area(struct mcde_chnl_state *chnl,
u16 x, u16 y, u16 w, u16 h);
void mcde_chnl_set_pixel_format(struct mcde_chnl_state *chnl,
enum mcde_port_pix_fmt pix_fmt);
void mcde_chnl_apply(struct mcde_chnl_state *chnl);
void mcde_chnl_update(struct mcde_chnl_state *chnl);
void mcde_enable_dss(void);
/* MCDE overlay */
struct mcde_ovly_state;
struct mcde_ovly_state *mcde_ovly_get(struct mcde_chnl_state *chnl);
void mcde_ovly_set_source_buf(struct mcde_ovly_state *ovly,
u32 paddr);
void mcde_ovly_set_source_info(struct mcde_ovly_state *ovly,
u32 stride, enum mcde_ovly_pix_fmt pix_fmt);
void mcde_ovly_set_source_area(struct mcde_ovly_state *ovly,
u16 x, u16 y, u16 w, u16 h);
void mcde_ovly_set_dest_pos(struct mcde_ovly_state *ovly,
u16 x, u16 y, u8 z);
void mcde_ovly_apply(struct mcde_ovly_state *ovly);
/* MCDE dsi */
#define MCDE_MAX_DCS_WRITE 15
#define DCS_CMD_WRITE_START 0x2C
#define DCS_CMD_WRITE_CONTINUE 0x3C
int mcde_dsi_dcs_write(struct mcde_port *port, u8 cmd, u8* data, int len);
/* MCDE */
int mcde_turn_on_display(void);
int mcde_init(u8 num_data_lanes);
void mcde_exit(void);
#endif /* __MCDE__H__ */
|
