summaryrefslogtreecommitdiff
path: root/drivers/power/twl4030.c
blob: eb066cb58dff11c78b4498e3d3264a23c7b748a6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
/*
 * Copyright (c) 2009 Wind River Systems, Inc.
 * Tom Rix <Tom.Rix at windriver.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 *
 * twl4030_power_reset_init is derived from code on omapzoom,
 * git://git.omapzoom.com/repo/u-boot.git
 *
 * Copyright (C) 2007-2009 Texas Instruments, Inc.
 *
 * twl4030_power_init is from cpu/omap3/common.c, power_init_r
 *
 * (C) Copyright 2004-2008
 * Texas Instruments, <www.ti.com>
 *
 * Author :
 *	Sunil Kumar <sunilsaini05 at gmail.com>
 *	Shashi Ranjan <shashiranjanmca05 at gmail.com>
 *
 * Derived from Beagle Board and 3430 SDP code by
 *	Richard Woodruff <r-woodruff2 at ti.com>
 *	Syed Mohammed Khasim <khasim at ti.com>
 *
 */

#include <twl4030.h>

/*
 * Power Reset
 */
void twl4030_power_reset_init(void)
{
	u8 val = 0;
	if (twl4030_i2c_read_u8(TWL4030_CHIP_PM_MASTER, &val,
				TWL4030_PM_MASTER_P1_SW_EVENTS)) {
		printf("Error:TWL4030: failed to read the power register\n");
		printf("Could not initialize hardware reset\n");
	} else {
		val |= TWL4030_PM_MASTER_SW_EVENTS_STOPON_PWRON;
		if (twl4030_i2c_write_u8(TWL4030_CHIP_PM_MASTER, val,
					 TWL4030_PM_MASTER_P1_SW_EVENTS)) {
			printf("Error:TWL4030: failed to write the power register\n");
			printf("Could not initialize hardware reset\n");
		}
	}
}


/*
 * Power Init
 */
#define DEV_GRP_P1		0x20
#define VAUX3_VSEL_28		0x03
#define DEV_GRP_ALL		0xE0
#define VPLL2_VSEL_18		0x05
#define VDAC_VSEL_18		0x03

void twl4030_power_init(void)
{
	unsigned char byte;

	/* set VAUX3 to 2.8V */
	byte = DEV_GRP_P1;
	twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, byte,
			     TWL4030_PM_RECEIVER_VAUX3_DEV_GRP);
	byte = VAUX3_VSEL_28;
	twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, byte,
			     TWL4030_PM_RECEIVER_VAUX3_DEDICATED);

	/* set VPLL2 to 1.8V */
	byte = DEV_GRP_ALL;
	twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, byte,
			     TWL4030_PM_RECEIVER_VPLL2_DEV_GRP);
	byte = VPLL2_VSEL_18;
	twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, byte,
			     TWL4030_PM_RECEIVER_VPLL2_DEDICATED);

	/* set VDAC to 1.8V */
	byte = DEV_GRP_P1;
	twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, byte,
			     TWL4030_PM_RECEIVER_VDAC_DEV_GRP);
	byte = VDAC_VSEL_18;
	twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, byte,
			     TWL4030_PM_RECEIVER_VDAC_DEDICATED);
}

#define VMMC1_VSEL_30		0x02

void twl4030_power_mmc_init(void)
{
	unsigned char byte;

	byte = DEV_GRP_P1;
	twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, byte,
			     TWL4030_PM_RECEIVER_VMMC1_DEV_GRP);

	/* 3 Volts */
	byte = VMMC1_VSEL_30;
	twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER, byte,
			     TWL4030_PM_RECEIVER_VMMC1_DEDICATED);
}