summaryrefslogtreecommitdiff
path: root/include/asm-blackfin/mach-bf548/ports.h
blob: 5f0e45ef5917e1e7c66ee0d78e11cc7b54d4bdc4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
/*
 * Port Masks
 */

#ifndef __BFIN_PERIPHERAL_PORT__
#define __BFIN_PERIPHERAL_PORT__

/* PORTx_MUX Masks */
#define PORT_x_MUX_0_MASK	0x00000003
#define PORT_x_MUX_1_MASK	0x0000000C
#define PORT_x_MUX_2_MASK	0x00000030
#define PORT_x_MUX_3_MASK	0x000000C0
#define PORT_x_MUX_4_MASK	0x00000300
#define PORT_x_MUX_5_MASK	0x00000C00
#define PORT_x_MUX_6_MASK	0x00003000
#define PORT_x_MUX_7_MASK	0x0000C000
#define PORT_x_MUX_8_MASK	0x00030000
#define PORT_x_MUX_9_MASK	0x000C0000
#define PORT_x_MUX_10_MASK	0x00300000
#define PORT_x_MUX_11_MASK	0x00C00000
#define PORT_x_MUX_12_MASK	0x03000000
#define PORT_x_MUX_13_MASK	0x0C000000
#define PORT_x_MUX_14_MASK	0x30000000
#define PORT_x_MUX_15_MASK	0xC0000000

#define PORT_x_MUX_FUNC_1	(0x0)
#define PORT_x_MUX_FUNC_2	(0x1)
#define PORT_x_MUX_FUNC_3	(0x2)
#define PORT_x_MUX_FUNC_4	(0x3)
#define PORT_x_MUX_0_FUNC_1	(PORT_x_MUX_FUNC_1 << 0)
#define PORT_x_MUX_0_FUNC_2	(PORT_x_MUX_FUNC_2 << 0)
#define PORT_x_MUX_0_FUNC_3	(PORT_x_MUX_FUNC_3 << 0)
#define PORT_x_MUX_0_FUNC_4	(PORT_x_MUX_FUNC_4 << 0)
#define PORT_x_MUX_1_FUNC_1	(PORT_x_MUX_FUNC_1 << 2)
#define PORT_x_MUX_1_FUNC_2	(PORT_x_MUX_FUNC_2 << 2)
#define PORT_x_MUX_1_FUNC_3	(PORT_x_MUX_FUNC_3 << 2)
#define PORT_x_MUX_1_FUNC_4	(PORT_x_MUX_FUNC_4 << 2)
#define PORT_x_MUX_2_FUNC_1	(PORT_x_MUX_FUNC_1 << 4)
#define PORT_x_MUX_2_FUNC_2	(PORT_x_MUX_FUNC_2 << 4)
#define PORT_x_MUX_2_FUNC_3	(PORT_x_MUX_FUNC_3 << 4)
#define PORT_x_MUX_2_FUNC_4	(PORT_x_MUX_FUNC_4 << 4)
#define PORT_x_MUX_3_FUNC_1	(PORT_x_MUX_FUNC_1 << 6)
#define PORT_x_MUX_3_FUNC_2	(PORT_x_MUX_FUNC_2 << 6)
#define PORT_x_MUX_3_FUNC_3	(PORT_x_MUX_FUNC_3 << 6)
#define PORT_x_MUX_3_FUNC_4	(PORT_x_MUX_FUNC_4 << 6)
#define PORT_x_MUX_4_FUNC_1	(PORT_x_MUX_FUNC_1 << 8)
#define PORT_x_MUX_4_FUNC_2	(PORT_x_MUX_FUNC_2 << 8)
#define PORT_x_MUX_4_FUNC_3	(PORT_x_MUX_FUNC_3 << 8)
#define PORT_x_MUX_4_FUNC_4	(PORT_x_MUX_FUNC_4 << 8)
#define PORT_x_MUX_5_FUNC_1	(PORT_x_MUX_FUNC_1 << 10)
#define PORT_x_MUX_5_FUNC_2	(PORT_x_MUX_FUNC_2 << 10)
#define PORT_x_MUX_5_FUNC_3	(PORT_x_MUX_FUNC_3 << 10)
#define PORT_x_MUX_5_FUNC_4	(PORT_x_MUX_FUNC_4 << 10)
#define PORT_x_MUX_6_FUNC_1	(PORT_x_MUX_FUNC_1 << 12)
#define PORT_x_MUX_6_FUNC_2	(PORT_x_MUX_FUNC_2 << 12)
#define PORT_x_MUX_6_FUNC_3	(PORT_x_MUX_FUNC_3 << 12)
#define PORT_x_MUX_6_FUNC_4	(PORT_x_MUX_FUNC_4 << 12)
#define PORT_x_MUX_7_FUNC_1	(PORT_x_MUX_FUNC_1 << 14)
#define PORT_x_MUX_7_FUNC_2	(PORT_x_MUX_FUNC_2 << 14)
#define PORT_x_MUX_7_FUNC_3	(PORT_x_MUX_FUNC_3 << 14)
#define PORT_x_MUX_7_FUNC_4	(PORT_x_MUX_FUNC_4 << 14)
#define PORT_x_MUX_8_FUNC_1	(PORT_x_MUX_FUNC_1 << 16)
#define PORT_x_MUX_8_FUNC_2	(PORT_x_MUX_FUNC_2 << 16)
#define PORT_x_MUX_8_FUNC_3	(PORT_x_MUX_FUNC_3 << 16)
#define PORT_x_MUX_8_FUNC_4	(PORT_x_MUX_FUNC_4 << 16)
#define PORT_x_MUX_9_FUNC_1	(PORT_x_MUX_FUNC_1 << 18)
#define PORT_x_MUX_9_FUNC_2	(PORT_x_MUX_FUNC_2 << 18)
#define PORT_x_MUX_9_FUNC_3	(PORT_x_MUX_FUNC_3 << 18)
#define PORT_x_MUX_9_FUNC_4	(PORT_x_MUX_FUNC_4 << 18)
#define PORT_x_MUX_10_FUNC_1	(PORT_x_MUX_FUNC_1 << 20)
#define PORT_x_MUX_10_FUNC_2	(PORT_x_MUX_FUNC_2 << 20)
#define PORT_x_MUX_10_FUNC_3	(PORT_x_MUX_FUNC_3 << 20)
#define PORT_x_MUX_10_FUNC_4	(PORT_x_MUX_FUNC_4 << 20)
#define PORT_x_MUX_11_FUNC_1	(PORT_x_MUX_FUNC_1 << 22)
#define PORT_x_MUX_11_FUNC_2	(PORT_x_MUX_FUNC_2 << 22)
#define PORT_x_MUX_11_FUNC_3	(PORT_x_MUX_FUNC_3 << 22)
#define PORT_x_MUX_11_FUNC_4	(PORT_x_MUX_FUNC_4 << 22)
#define PORT_x_MUX_12_FUNC_1	(PORT_x_MUX_FUNC_1 << 24)
#define PORT_x_MUX_12_FUNC_2	(PORT_x_MUX_FUNC_2 << 24)
#define PORT_x_MUX_12_FUNC_3	(PORT_x_MUX_FUNC_3 << 24)
#define PORT_x_MUX_12_FUNC_4	(PORT_x_MUX_FUNC_4 << 24)
#define PORT_x_MUX_13_FUNC_1	(PORT_x_MUX_FUNC_1 << 26)
#define PORT_x_MUX_13_FUNC_2	(PORT_x_MUX_FUNC_2 << 26)
#define PORT_x_MUX_13_FUNC_3	(PORT_x_MUX_FUNC_3 << 26)
#define PORT_x_MUX_13_FUNC_4	(PORT_x_MUX_FUNC_4 << 26)
#define PORT_x_MUX_14_FUNC_1	(PORT_x_MUX_FUNC_1 << 28)
#define PORT_x_MUX_14_FUNC_2	(PORT_x_MUX_FUNC_2 << 28)
#define PORT_x_MUX_14_FUNC_3	(PORT_x_MUX_FUNC_3 << 28)
#define PORT_x_MUX_14_FUNC_4	(PORT_x_MUX_FUNC_4 << 28)
#define PORT_x_MUX_15_FUNC_1	(PORT_x_MUX_FUNC_1 << 30)
#define PORT_x_MUX_15_FUNC_2	(PORT_x_MUX_FUNC_2 << 30)
#define PORT_x_MUX_15_FUNC_3	(PORT_x_MUX_FUNC_3 << 30)
#define PORT_x_MUX_15_FUNC_4	(PORT_x_MUX_FUNC_4 << 30)

/* Port A Masks */
#define PA0			0x0001
#define PA1			0x0002
#define PA2			0x0004
#define PA3			0x0008
#define PA4			0x0010
#define PA5			0x0020
#define PA6			0x0040
#define PA7			0x0080
#define PA8			0x0100
#define PA9			0x0200
#define PA10			0x0400
#define PA11			0x0800
#define PA12			0x1000
#define PA13			0x2000
#define PA14			0x4000
#define PA15			0x8000

/* Port B Masks */
#define PB0			0x0001
#define PB1			0x0002
#define PB2			0x0004
#define PB3			0x0008
#define PB4			0x0010
#define PB5			0x0020
#define PB6			0x0040
#define PB7			0x0080
#define PB8			0x0100
#define PB9			0x0200
#define PB10			0x0400
#define PB11			0x0800
#define PB12			0x1000
#define PB13			0x2000
#define PB14			0x4000
#define PB15			0x8000

/* Port C Masks */
#define PC0			0x0001
#define PC1			0x0002
#define PC2			0x0004
#define PC3			0x0008
#define PC4			0x0010
#define PC5			0x0020
#define PC6			0x0040
#define PC7			0x0080
#define PC8			0x0100
#define PC9			0x0200
#define PC10			0x0400
#define PC11			0x0800
#define PC12			0x1000
#define PC13			0x2000
#define PC14			0x4000
#define PC15			0x8000

/* Port F Masks */
#define PD0			0x0001
#define PD1			0x0002
#define PD2			0x0004
#define PD3			0x0008
#define PD4			0x0010
#define PD5			0x0020
#define PD6			0x0040
#define PD7			0x0080
#define PD8			0x0100
#define PD9			0x0200
#define PD10			0x0400
#define PD11			0x0800
#define PD12			0x1000
#define PD13			0x2000
#define PD14			0x4000
#define PD15			0x8000

/* Port F Masks */
#define PE0			0x0001
#define PE1			0x0002
#define PE2			0x0004
#define PE3			0x0008
#define PE4			0x0010
#define PE5			0x0020
#define PE6			0x0040
#define PE7			0x0080
#define PE8			0x0100
#define PE9			0x0200
#define PE10			0x0400
#define PE11			0x0800
#define PE12			0x1000
#define PE13			0x2000
#define PE14			0x4000
#define PE15			0x8000

/* Port F Masks */
#define PF0			0x0001
#define PF1			0x0002
#define PF2			0x0004
#define PF3			0x0008
#define PF4			0x0010
#define PF5			0x0020
#define PF6			0x0040
#define PF7			0x0080
#define PF8			0x0100
#define PF9			0x0200
#define PF10			0x0400
#define PF11			0x0800
#define PF12			0x1000
#define PF13			0x2000
#define PF14			0x4000
#define PF15			0x8000

/* Port G Masks */
#define PG0			0x0001
#define PG1			0x0002
#define PG2			0x0004
#define PG3			0x0008
#define PG4			0x0010
#define PG5			0x0020
#define PG6			0x0040
#define PG7			0x0080
#define PG8			0x0100
#define PG9			0x0200
#define PG10			0x0400
#define PG11			0x0800
#define PG12			0x1000
#define PG13			0x2000
#define PG14			0x4000
#define PG15			0x8000

/* Port H Masks */
#define PH0			0x0001
#define PH1			0x0002
#define PH2			0x0004
#define PH3			0x0008
#define PH4			0x0010
#define PH5			0x0020
#define PH6			0x0040
#define PH7			0x0080
#define PH8			0x0100
#define PH9			0x0200
#define PH10			0x0400
#define PH11			0x0800
#define PH12			0x1000
#define PH13			0x2000
#define PH14			0x4000
#define PH15			0x8000

/* Port I Masks */
#define PI0			0x0001
#define PI1			0x0002
#define PI2			0x0004
#define PI3			0x0008
#define PI4			0x0010
#define PI5			0x0020
#define PI6			0x0040
#define PI7			0x0080
#define PI8			0x0100
#define PI9			0x0200
#define PI10			0x0400
#define PI11			0x0800
#define PI12			0x1000
#define PI13			0x2000
#define PI14			0x4000
#define PI15			0x8000

/* Port I Masks */
#define PJ0			0x0001
#define PJ1			0x0002
#define PJ2			0x0004
#define PJ3			0x0008
#define PJ4			0x0010
#define PJ5			0x0020
#define PJ6			0x0040
#define PJ7			0x0080
#define PJ8			0x0100
#define PJ9			0x0200
#define PJ10			0x0400
#define PJ11			0x0800
#define PJ12			0x1000
#define PJ13			0x2000
#define PJ14			0x4000
#define PJ15			0x8000

#endif