summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorZhenyu Wang <zhenyuw@linux.intel.com>2010-01-06 13:39:05 +0800
committerZhenyu Wang <zhenyuw@linux.intel.com>2010-01-06 13:50:08 +0800
commit4cc8b0543a9afc3209ff02f5739f7a38ff484dd8 (patch)
tree98b4577416818db212c1354ef6054d51d6e191f8
parent5afb8ff68b87c4ae00b2ac2c3124515c1c71272b (diff)
Add 'intel_reg_read' tool
This is a handy tool to just check state of one register, which might not bother to be included in intel_reg_dumper tool. And also take in Ben's original full range register dump with '-f' option. Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com>
-rw-r--r--tools/Makefile.am3
-rw-r--r--tools/intel_reg_read.c80
2 files changed, 82 insertions, 1 deletions
diff --git a/tools/Makefile.am b/tools/Makefile.am
index 75edcacc..fc9e49f0 100644
--- a/tools/Makefile.am
+++ b/tools/Makefile.am
@@ -6,7 +6,8 @@ bin_PROGRAMS = \
intel_gpu_time \
intel_stepping \
intel_reg_dumper \
- intel_reg_write
+ intel_reg_write \
+ intel_reg_read
intel_gpu_dump_SOURCES = \
intel_gpu_dump.c \
diff --git a/tools/intel_reg_read.c b/tools/intel_reg_read.c
new file mode 100644
index 00000000..9a7712fc
--- /dev/null
+++ b/tools/intel_reg_read.c
@@ -0,0 +1,80 @@
+/*
+ * Copyright © 2010 Intel Corporation
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
+ * DEALINGS IN THE SOFTWARE.
+ *
+ * Authors:
+ * Zhenyu Wang <zhenyuw@linux.intel.com>
+ *
+ */
+
+#include <unistd.h>
+#include <stdlib.h>
+#include <stdio.h>
+#include <err.h>
+#include <string.h>
+#include "intel_gpu_tools.h"
+
+static void dump_range(uint32_t start, uint32_t end)
+{
+ int i;
+
+ for (i = start; i < end; i += 4)
+ printf("0x%X : 0x%X\n", i,
+ *(volatile uint32_t *)((volatile char*)mmio + i));
+}
+
+int main(int argc, char** argv)
+{
+ uint32_t reg;
+
+ if (argc != 2) {
+ printf("Usage: %s [-f | addr]\n", argv[0]);
+ printf("\t -f : read back full range of registers.\n");
+ printf("\t WARNING! This could be danger to hang the machine!\n");
+ printf("\t addr : in 0xXXXX format\n");
+ exit(1);
+ }
+
+ intel_get_mmio();
+
+ if (!strcmp(argv[1], "-f")) {
+ dump_range(0x00000, 0x00fff); /* VGA registers */
+ dump_range(0x02000, 0x02fff); /* instruction, memory, interrupt control registers */
+ dump_range(0x03000, 0x031ff); /* FENCE and PPGTT control registers */
+ dump_range(0x03200, 0x03fff); /* frame buffer compression registers */
+ dump_range(0x05000, 0x05fff); /* I/O control registers */
+ dump_range(0x06000, 0x06fff); /* clock control registers */
+ dump_range(0x07000, 0x07fff); /* 3D internal debug registers */
+ dump_range(0x07400, 0x088ff); /* GPE debug registers */
+ dump_range(0x0a000, 0x0afff); /* display palette registers */
+ dump_range(0x10000, 0x13fff); /* MMIO MCHBAR */
+ dump_range(0x30000, 0x3ffff); /* overlay registers */
+ dump_range(0x60000, 0x6ffff); /* display engine pipeline registers */
+ dump_range(0x70000, 0x72fff); /* display and cursor registers */
+ dump_range(0x73000, 0x73fff); /* performance counters */
+ } else {
+ sscanf(argv[1], "0x%x", &reg);
+ dump_range(reg, reg + 4);
+ }
+
+ return 0;
+}
+