diff options
| author | Swati Sharma <swati2.sharma@intel.com> | 2021-12-16 16:56:08 +0530 |
|---|---|---|
| committer | Swati Sharma <swati2.sharma@intel.com> | 2021-12-22 20:16:00 +0530 |
| commit | 704a1a42db2fad72c382e95c9da200b5bde5e5fc (patch) | |
| tree | a24b9f283cae5576c1fa650ad0fa7be604403e0f | |
| parent | 727331a63c3420ac5efd850eee58f9a139e986e2 (diff) | |
tests/i915/kms_flip_scaled_crc: Add upscaling tests
In this patch, added upscaling tests 960x540->1920x1080.
Existing downscaled tests reused for upscaling scenarios.
Signed-off-by: Swati Sharma <swati2.sharma@intel.com>
Reviewed-by: Juha-Pekka Heikkila <juhapekka.heikkila@gmail.com>
| -rw-r--r-- | tests/i915/kms_flip_scaled_crc.c | 56 |
1 files changed, 56 insertions, 0 deletions
diff --git a/tests/i915/kms_flip_scaled_crc.c b/tests/i915/kms_flip_scaled_crc.c index 9ffcf080..67ccef31 100644 --- a/tests/i915/kms_flip_scaled_crc.c +++ b/tests/i915/kms_flip_scaled_crc.c @@ -105,6 +105,62 @@ const struct { 1.0, 2.0, }, + { + "flip-32bpp-ytile-to-64bpp-ytile-upscaling", + "Flip from 32bpp non scaled fb to 64bpp upscaled fb to stress CD clock programming", + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_XRGB8888, + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_XRGB16161616F, + 0.5, + 1.0, + }, + { + "flip-64bpp-ytile-to-32bpp-ytile-upscaling", + "Flip from 64bpp non scaled fb to 32bpp upscaled fb to stress CD clock programming", + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_XRGB16161616F, + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_XRGB8888, + 0.5, + 1.0, + }, + { + "flip-64bpp-ytile-to-16bpp-ytile-upscaling", + "Flip from 64bpp non scaled fb to 16bpp upscaled fb to stress CD clock programming", + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_XRGB16161616F, + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_RGB565, + 0.5, + 1.0, + }, + { + "flip-32bpp-ytileccs-to-64bpp-ytile-upscaling", + "Flip from 32bpp non scaled fb to 64bpp upscaled fb to stress CD clock programming", + I915_FORMAT_MOD_Y_TILED_CCS, DRM_FORMAT_XRGB8888, + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_XRGB16161616F, + 0.5, + 1.0, + }, + { + "flip-32bpp-ytile-to-32bpp-ytilegen12rcccs-upscaling", + "Flip from 32bpp non scaled fb to 32bpp upscaled fb to stress CD clock programming", + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_XRGB8888, + I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS, DRM_FORMAT_XRGB8888, + 0.5, + 1.0, + }, + { + "flip-32bpp-ytile-to-32bpp-ytileccs-upscaling", + "Flip from 32bpp non scaled fb to 32bpp upscaled fb to stress CD clock programming", + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_XRGB8888, + I915_FORMAT_MOD_Y_TILED_CCS, DRM_FORMAT_XRGB8888, + 0.5, + 1.0, + }, + { + "flip-64bpp-ytile-to-32bpp-ytilercccs-upscaling", + "Flip from 64bpp non scaled fb to 32bpp upscaled fb to stress CD clock programming", + I915_FORMAT_MOD_Y_TILED, DRM_FORMAT_XRGB16161616F, + I915_FORMAT_MOD_Y_TILED_GEN12_RC_CCS, DRM_FORMAT_XRGB8888, + 0.5, + 1.0, + }, }; enum subrval {CONNECTORFAIL, CONNECTORSUCCESS, TESTSKIP, NOREQUESTEDFORMATONPIPE}; |