summaryrefslogtreecommitdiff
path: root/benchmarks/gem_wsim.c
AgeCommit message (Expand)Author
2017-05-31lib: Moving gem_execbuf_wr to ioctl_wrappersLukasz Fiedorowicz
2017-05-23gem_wsim: Add global balancing modeTvrtko Ursulin
2017-05-23gem_wsim: Move seqno status page access to helpersTvrtko Ursulin
2017-05-23gem_wsim: Move seqno allocation and query into helpersTvrtko Ursulin
2017-05-23gem_wsim: Convert clients to threadsTvrtko Ursulin
2017-05-19gem_wsim: Add missing help text for -pTvrtko Ursulin
2017-05-17wsim: Allow assigning priorities to each workloadChris Wilson
2017-05-17wsim: Fix reporting of workload/s for slavesChris Wilson
2017-05-17gem_wsim: Fix client exit with more than one background workloadTvrtko Ursulin
2017-05-17wsim: Only require execbuf wr ioctl for FENCE_OUTChris Wilson
2017-05-16gem_wsim: Implement sw sync point supportTvrtko Ursulin
2017-05-16gem_wsync: Clearer step metadata handlingTvrtko Ursulin
2017-05-16gem_wsim: Fence supportTvrtko Ursulin
2017-05-16gem_wsim: Simplify batch offset block a bitTvrtko Ursulin
2017-05-16gem_wsim: Add append workloadTvrtko Ursulin
2017-05-16gem_wsim: Two small tidiesTvrtko Ursulin
2017-05-11gem_wsim: Minimize startup gapTvrtko Ursulin
2017-05-11wsim: Set the seqno/time stamp on each batch to every engineChris Wilson
2017-05-10wsim: Use a loop over engines to calculate RTChris Wilson
2017-05-10wsim: Feed qd into ewmaChris Wilson
2017-05-10wsim: Switch off heartbeat by defaultChris Wilson
2017-05-10wsim: Limit the information updated during the heartbeatChris Wilson
2017-05-10wsim: Limit heartbeats to sync pointsChris Wilson
2017-05-10wsim: Cache the heartbeat batch and locationChris Wilson
2017-05-10wsim: Avoid the workload_step being tracked simultaneously on multiple enginesChris Wilson
2017-05-10wsim: Stop treating wrk->status_page as just a single uint32_tChris Wilson
2017-05-10gem_wsim: Refactor balancer selection and help textTvrtko Ursulin
2017-05-10gem_wsim: Fix master workload handling and statsTvrtko Ursulin
2017-05-09wsim: Compact the per-engine heartbeat into a single bufferChris Wilson
2017-05-09wsim: Convert the RT multiple reads to a latched readChris Wilson
2017-05-09wsim: Fixup breaking the read loop after the seqno advances.Chris Wilson
2017-05-09wsim: Loop over the multiple u32 reads from the status pageChris Wilson
2017-05-09wsim: qd throttling now works independently of balancer->get_qdChris Wilson
2017-05-09wsim: Introduce verbosityChris Wilson
2017-05-09wsim: Add rtavg balancerChris Wilson
2017-05-09wsim: Improve rt balancer to use history across sync pointsChris Wilson
2017-05-09wsim: Add a small tolerance to rt balancingChris Wilson
2017-05-09wsim: Send a periodic depth stamp down each queueChris Wilson
2017-05-09wsim: per-engine throttlingChris Wilson
2017-05-09wsim: Per-client prng pool for miscellaneous randomsChris Wilson
2017-05-09gem_wsim: Slightly more robust workload parsingTvrtko Ursulin
2017-05-09gem_wsim: Allow symbolic balancer selectionTvrtko Ursulin
2017-05-09gem_wsim: Seed random numbers per clientTvrtko Ursulin
2017-05-09gem_wsim: Enable initial per-workload round-robin VCS engine assignmentTvrtko Ursulin
2017-05-09gem_wsim: Add RTR balancerTvrtko Ursulin
2017-05-08gem_wsim: Fix implicit sync on last workload stepTvrtko Ursulin
2017-05-08gem_wsim: Support VCS2 remappingTvrtko Ursulin
2017-05-08gem_wsim: Support multiple dependenciesTvrtko Ursulin
2017-05-05gem_wsim: Simplify batch creationTvrtko Ursulin
2017-04-25benchmarks/gem_wsim: Fix no reloc handlingTvrtko Ursulin
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-14 06:57:40 +0000