summaryrefslogtreecommitdiff
path: root/lib/intel_chipset.h
AgeCommit message (Expand)Author
2015-11-24lib/kbl: Add Kabylake GT4 PCI IDsWayne Boyer
2015-11-24lib/kbl: move KBL check from IS_SKYLAKE() to IS_GEN9()Wayne Boyer
2015-11-19lib: Add Skylake Intel Graphics GT4 PCI IDsMika Kuoppala
2015-10-14lib/kbl: Add Kabylake PCI IDsRodrigo Vivi
2015-05-18lib/bxt: Update the Broxton PCI IDsDamien Lespiau
2015-04-08lib/bxt: Add Broxton PCI idsDamien Lespiau
2015-04-08lib/intel_chipset: fix HAS_PCH_SPLIT on GEN9Imre Deak
2015-04-08lib/intel_chipset: fix HAS_PCH_SPLIT on CHVImre Deak
2015-03-24lib: Add i854 PCI IDVille Syrjälä
2014-09-30skl: Add SKL PCI idsDamien Lespiau
2014-04-29Add Cherryview PCI IDsVille Syrjälä
2014-03-22lib: remove uncessary #includes from headersDaniel Vetter
2014-03-22lib/intel_chipset: api docsDaniel Vetter
2014-03-22lib/intel_chipset: intel_ prefix for pch globalDaniel Vetter
2014-03-22lib: consolidate chipset helpers in intel_chipset.[hc]Daniel Vetter
2013-11-06bdw: Add gen8 to the IS_9XX() macroDamien Lespiau
2013-11-06pciid/bdw: Add Broadwell PCI idsBen Widawsky
2013-11-06chipset: IS_I9XX macroBen Widawsky
2013-06-05intel_chipset: Adding more reserved PCI IDs for Haswell.Rodrigo Vivi
2013-06-05intel_chipset: Fix Haswell GT3 names.Rodrigo Vivi
2013-05-08lib: Remove the execution bit of intel_chipset.hDamien Lespiau
2013-04-24tests: storedw on VEBOXXiang, Haihao
2013-03-22lib: fix HAS_PCH_SPLIT checkPaulo Zanoni
2013-03-03intel_chipset: Fix Haswell CRW PCI IDs.Kenneth Graunke
2013-02-19intel_chipset: Add multiple inclusion guards into intel_chipset.hVille Syrjälä
2013-02-19intel_chipset: Use parens around macro argumentsVille Syrjälä
2013-02-02add more VLV PCI IDsJesse Barnes
2012-08-21tools: Added intel_dpio_read and intel_dpio_writeVijay Purushothaman
2012-08-07lib: add more Haswell PCI IDsPaulo Zanoni
2012-06-11add VLV PCI IDJesse Barnes
2012-04-28chipset: accidentally left the old IS_GEN7 macroBen Widawsky
2012-04-25chipset updatesBen Widawsky
2011-12-06tests/gem_partial_pwrite_pread: don't trash gtt unnecessarilyDaniel Vetter
2011-09-12tests: basic ring<->cpu and ring<->ring testsDaniel Vetter
2011-07-28intel-gpu-tools/range handling: register range handlingBen Widawsky
2011-05-17Add Ivybridge support to intel_gpu_dump and the BLT tests.Eric Anholt
2011-05-10Add Ivybridge device IDsJesse Barnes
2011-02-14Remove confusing use of IS_9XXChris Wilson
2011-02-06Fix typo excluding Ironlake from IS_INTELChris Wilson
2011-02-01Search for the first Intel dri device.Chris Wilson
2010-09-27Add all sandybridge device idsZhenyu Wang
2010-06-30intel_reg_dumper: add some 945 MI reg dumpingJesse Barnes
2010-02-25Add support for Sandybridge mobile chipset.Eric Anholt
2010-02-25Add some initial definitions for Sandybridge.Eric Anholt
2009-09-08Add support for new chipsXiang, Haihao
2009-03-27Add intel_stepping from the 2D driver.Eric Anholt
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-11 11:36:18 +0000