summaryrefslogtreecommitdiff
path: root/tools/quick_dump/reg_access.py
AgeCommit message (Expand)Author
2014-06-03quick_dump: pass register offsets as intVille Syrjälä
2014-05-19igt/quickdump: vlv: dump FLISDSI regs tooImre Deak
2014-01-20quick_dump: Fix the indentationBen Widawsky
2013-12-05Update dpio read/write to take in extra PHY parameter.Chon Ming Lee
2013-04-26intel_mmio: Add intel_register_access_needs_fakewakeBen Widawsky
2013-04-17quick_dump: Add dpio readBen Widawsky
2013-04-16reg_access: Forcewake as necessaryBen Widawsky
2013-04-16quick_dump: add register writeBen Widawsky
2013-02-07quick_dump: Connect libpciaccess and other utilsBen Widawsky