1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
|
#include <unistd.h>
#include <stdlib.h>
#include <stdio.h>
#include <err.h>
#include <errno.h>
#include "intel_io.h"
#include "intel_reg.h"
#define TIMEOUT_US 500000
static int vlv_sideband_rw(uint32_t port, uint8_t opcode, uint32_t addr,
uint32_t *val)
{
int timeout = 0;
uint32_t cmd, devfn, be, bar;
int is_read = (opcode == PUNIT_OPCODE_REG_READ ||
opcode == DPIO_OPCODE_REG_READ);
bar = 0;
be = 0xf;
devfn = 16;
cmd = (devfn << IOSF_DEVFN_SHIFT) | (opcode << IOSF_OPCODE_SHIFT) |
(port << IOSF_PORT_SHIFT) | (be << IOSF_BYTE_ENABLES_SHIFT) |
(bar << IOSF_BAR_SHIFT);
if (intel_register_read(VLV_IOSF_DOORBELL_REQ) & IOSF_SB_BUSY) {
fprintf(stderr, "warning: pcode (%s) mailbox access failed\n",
is_read ? "read" : "write");
return -EAGAIN;
}
intel_register_write(VLV_IOSF_ADDR, addr);
if (!is_read)
intel_register_write(VLV_IOSF_DATA, *val);
intel_register_write(VLV_IOSF_DOORBELL_REQ, cmd);
do {
usleep(1);
timeout++;
} while (intel_register_read(VLV_IOSF_DOORBELL_REQ) & IOSF_SB_BUSY &&
timeout < TIMEOUT_US);
if (timeout >= TIMEOUT_US) {
fprintf(stderr, "timeout waiting for pcode %s (%d) to finish\n",
is_read ? "read" : "write", addr);
return -ETIMEDOUT;
}
if (is_read)
*val = intel_register_read(VLV_IOSF_DATA);
intel_register_write(VLV_IOSF_DATA, 0);
return 0;
}
/**
* intel_punit_read:
* @addr: register offset
* @val: pointer to starge for the read result
*
* 32-bit read of the register at @offset through the P-Unit sideband port.
*
* Returns:
* 0 when the register access succeeded, negative errno code on failure.
*/
int intel_punit_read(uint8_t addr, uint32_t *val)
{
return vlv_sideband_rw(IOSF_PORT_PUNIT, PUNIT_OPCODE_REG_READ, addr, val);
}
/**
* intel_punit_write:
* @addr: register offset
* @val: value to write
*
* 32-bit write of the register at @offset through the P-Unit sideband port.
*
* Returns:
* 0 when the register access succeeded, negative errno code on failure.
*/
int intel_punit_write(uint8_t addr, uint32_t val)
{
return vlv_sideband_rw(IOSF_PORT_PUNIT, PUNIT_OPCODE_REG_WRITE, addr, &val);
}
/**
* intel_nc_read:
* @addr: register offset
* @val: pointer to starge for the read result
*
* 32-bit read of the register at @offset through the NC sideband port.
*
* Returns:
* 0 when the register access succeeded, negative errno code on failure.
*/
int intel_nc_read(uint8_t addr, uint32_t *val)
{
return vlv_sideband_rw(IOSF_PORT_NC, PUNIT_OPCODE_REG_READ, addr, val);
}
/**
* intel_nc_write:
* @addr: register offset
* @val: value to write
*
* 32-bit write of the register at @offset through the NC sideband port.
*
* Returns:
* 0 when the register access succeeded, negative errno code on failure.
*/
int intel_nc_write(uint8_t addr, uint32_t val)
{
return vlv_sideband_rw(IOSF_PORT_NC, PUNIT_OPCODE_REG_WRITE, addr, &val);
}
/**
* intel_dpio_reg_read:
* @reg: register offset
* @phy: DPIO PHY to use
*
* 32-bit read of the register at @offset through the DPIO sideband port.
*
* Returns:
* The value read from the register.
*/
uint32_t intel_dpio_reg_read(uint32_t reg, int phy)
{
uint32_t val;
vlv_sideband_rw(IOSF_PORT_DPIO, DPIO_OPCODE_REG_READ, reg, &val);
return val;
}
/**
* intel_dpio_reg_write:
* @reg: register offset
* @val: value to write
* @phy: dpio PHY to use
*
* 32-bit write of the register at @offset through the DPIO sideband port.
*/
void intel_dpio_reg_write(uint32_t reg, uint32_t val, int phy)
{
vlv_sideband_rw(IOSF_PORT_DPIO, DPIO_OPCODE_REG_WRITE, reg, &val);
}
|
