1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
|
/*
* Copyright (c) 2012 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*
* Authors:
* Mika Kuoppala <mika.kuoppala@intel.com>
*
*/
/*
* This test runs blitcopy -> rendercopy with multiple buffers over wrap
* boundary.
*/
#include "igt.h"
#include <stdlib.h>
#include <string.h>
#include <time.h>
#include <fcntl.h>
#include <unistd.h>
#include <sys/types.h>
#include <sys/wait.h>
#include <limits.h>
#include <signal.h>
#include <errno.h>
#include "intel_bufmgr.h"
IGT_TEST_DESCRIPTION("Runs blitcopy -> rendercopy with multiple buffers over"
" wrap boundary.");
static int devid;
static int card_index = 0;
static uint32_t last_seqno = 0;
static struct intel_batchbuffer *batch_blt;
static struct intel_batchbuffer *batch_3d;
struct option_struct {
int rounds;
int background;
int timeout;
int dontwrap;
int prewrap_space;
int random;
int buffers;
};
static struct option_struct options;
static void init_buffer(drm_intel_bufmgr *bufmgr,
struct igt_buf *buf,
drm_intel_bo *bo,
int width, int height)
{
/* buf->bo = drm_intel_bo_alloc(bufmgr, "", size, 4096); */
buf->bo = bo;
buf->size = width * height * 4;
igt_assert(buf->bo);
buf->tiling = I915_TILING_NONE;
buf->num_tiles = width * height * 4;
buf->stride = width * 4;
}
static void
set_bo(drm_intel_bo *bo, uint32_t val, int width, int height)
{
int size = width * height;
uint32_t *vaddr;
drm_intel_gem_bo_start_gtt_access(bo, true);
vaddr = bo->virtual;
while (size--)
*vaddr++ = val;
}
static void
cmp_bo(drm_intel_bo *bo, uint32_t val, int width, int height)
{
int size = width * height;
uint32_t *vaddr;
drm_intel_gem_bo_start_gtt_access(bo, false);
vaddr = bo->virtual;
while (size--) {
igt_assert_f(*vaddr++ == val,
"%d: 0x%x differs from assumed 0x%x\n"
"seqno_before_test 0x%x, "
" approximated seqno on test fail 0x%x\n",
width * height - size, *vaddr-1, val,
last_seqno, last_seqno + val * 2);
}
}
static drm_intel_bo *
create_bo(drm_intel_bufmgr *bufmgr, uint32_t val, int width, int height)
{
drm_intel_bo *bo;
bo = drm_intel_bo_alloc(bufmgr, "bo", width * height * 4, 0);
igt_assert(bo);
/* gtt map doesn't have a write parameter, so just keep the mapping
* around (to avoid the set_domain with the gtt write domain set) and
* manually tell the kernel when we start access the gtt. */
drm_intel_gem_bo_map_gtt(bo);
set_bo(bo, val, width, height);
return bo;
}
static void release_bo(drm_intel_bo *bo)
{
drm_intel_gem_bo_unmap_gtt(bo);
drm_intel_bo_unreference(bo);
}
static void render_copyfunc(struct igt_buf *src,
struct igt_buf *dst,
int width,
int height)
{
const int src_x = 0, src_y = 0, dst_x = 0, dst_y = 0;
igt_render_copyfunc_t rendercopy = igt_get_render_copyfunc(devid);
static int warned = 0;
if (rendercopy) {
rendercopy(batch_3d, NULL,
src, src_x, src_y,
width, height,
dst, dst_x, dst_y);
intel_batchbuffer_flush(batch_3d);
} else {
if (!warned) {
igt_info("No render copy found for this gen, ""test is shallow!\n");
warned = 1;
}
igt_assert(dst->bo);
igt_assert(src->bo);
intel_copy_bo(batch_blt, dst->bo, src->bo, width*height*4);
intel_batchbuffer_flush(batch_blt);
}
}
static void exchange_uint(void *array, unsigned i, unsigned j)
{
unsigned *i_arr = array;
igt_swap(i_arr[i], i_arr[j]);
}
static void run_sync_test(int num_buffers, bool verify)
{
drm_intel_bufmgr *bufmgr;
int max;
drm_intel_bo **src, **dst1, **dst2;
int width = 128, height = 128;
int fd;
int i;
unsigned int *p_dst1, *p_dst2;
struct igt_buf *s_src, *s_dst;
fd = drm_open_driver(DRIVER_INTEL);
gem_quiescent_gpu(fd);
devid = intel_get_drm_devid(fd);
max = gem_aperture_size (fd) / (1024 * 1024) / 2;
if (num_buffers > max)
num_buffers = max;
bufmgr = drm_intel_bufmgr_gem_init(fd, 4096);
drm_intel_bufmgr_gem_enable_reuse(bufmgr);
batch_blt = intel_batchbuffer_alloc(bufmgr, intel_get_drm_devid(fd));
igt_assert(batch_blt);
batch_3d = intel_batchbuffer_alloc(bufmgr, intel_get_drm_devid(fd));
igt_assert(batch_3d);
src = malloc(num_buffers * sizeof(*src));
igt_assert(src);
dst1 = malloc(num_buffers * sizeof(*dst1));
igt_assert(dst1);
dst2 = malloc(num_buffers * sizeof(*dst2));
igt_assert(dst2);
s_src = malloc(num_buffers * sizeof(*s_src));
igt_assert(s_src);
s_dst = malloc(num_buffers * sizeof(*s_dst));
igt_assert(s_dst);
p_dst1 = malloc(num_buffers * sizeof(unsigned int));
igt_assert(p_dst1);
p_dst2 = malloc(num_buffers * sizeof(unsigned int));
igt_assert(p_dst2);
for (i = 0; i < num_buffers; i++) {
p_dst1[i] = p_dst2[i] = i;
src[i] = create_bo(bufmgr, i, width, height);
igt_assert(src[i]);
dst1[i] = create_bo(bufmgr, ~i, width, height);
igt_assert(dst1[i]);
dst2[i] = create_bo(bufmgr, ~i, width, height);
igt_assert(dst2[i]);
init_buffer(bufmgr, &s_src[i], src[i], width, height);
init_buffer(bufmgr, &s_dst[i], dst1[i], width, height);
}
igt_permute_array(p_dst1, num_buffers, exchange_uint);
igt_permute_array(p_dst2, num_buffers, exchange_uint);
for (i = 0; i < num_buffers; i++)
render_copyfunc(&s_src[i], &s_dst[p_dst1[i]], width, height);
/* Only sync between buffers if this is actual test run and
* not a seqno filler */
if (verify) {
for (i = 0; i < num_buffers; i++)
intel_copy_bo(batch_blt, dst2[p_dst2[i]], dst1[p_dst1[i]],
width*height*4);
for (i = 0; i < num_buffers; i++) {
cmp_bo(dst2[p_dst2[i]], i, width, height);
}
}
for (i = 0; i < num_buffers; i++) {
release_bo(src[i]);
release_bo(dst1[i]);
release_bo(dst2[i]);
}
intel_batchbuffer_free(batch_3d);
intel_batchbuffer_free(batch_blt);
drm_intel_bufmgr_destroy(bufmgr);
free(p_dst1);
free(p_dst2);
free(s_dst);
free(s_src);
free(dst2);
free(dst1);
free(src);
gem_quiescent_gpu(fd);
close(fd);
}
static int __read_seqno(uint32_t *seqno)
{
int fh;
char buf[32];
int r;
char *p;
unsigned long int tmp;
fh = igt_debugfs_open("i915_next_seqno", O_RDONLY);
r = read(fh, buf, sizeof(buf) - 1);
close(fh);
if (r < 0) {
igt_warn("read");
return -errno;
}
buf[r] = 0;
p = strstr(buf, "0x");
if (!p)
p = buf;
errno = 0;
tmp = strtoul(p, NULL, 0);
if (tmp == ULONG_MAX && errno) {
igt_warn("strtoul");
return -errno;
}
*seqno = tmp;
igt_debug("next_seqno: 0x%x\n", *seqno);
return 0;
}
static int read_seqno(void)
{
uint32_t seqno = 0;
int r;
int wrap = 0;
r = __read_seqno(&seqno);
igt_assert_eq(r, 0);
if (last_seqno > seqno)
wrap++;
last_seqno = seqno;
return wrap;
}
static void write_seqno(uint32_t seqno)
{
uint32_t rb = -1;
char buf[32];
int len, fd;
if (options.dontwrap)
return;
fd = igt_debugfs_open("i915_next_seqno", O_RDWR);
len = snprintf(buf, sizeof(buf), "0x%x", seqno);
igt_assert(write(fd, buf, len) == len);
close(fd);
igt_debug("next_seqno set to: 0x%x\n", seqno);
last_seqno = seqno;
igt_assert_eq(__read_seqno(&rb), 0);
igt_assert_f(rb == seqno,
"seqno readback differs, read 0x%x, expected 0x%x\n",
rb, seqno);
}
static uint32_t calc_prewrap_val(void)
{
const int pval = options.prewrap_space;
if (options.random == 0)
return pval;
if (pval == 0)
return 0;
return (random() % pval);
}
static void run_test(void)
{
run_sync_test(options.buffers, true);
}
static void preset_run_once(void)
{
write_seqno(1);
run_test();
write_seqno(0x7fffffff);
run_test();
write_seqno(0xffffffff);
run_test();
write_seqno(0xfffffff0);
run_test();
}
static void random_run_once(void)
{
uint32_t val;
do {
val = random() % UINT32_MAX;
if (RAND_MAX < UINT32_MAX)
val += random();
} while (val == 0);
write_seqno(val);
run_test();
}
static void wrap_run_once(void)
{
const uint32_t pw_val = calc_prewrap_val();
write_seqno(UINT32_MAX - pw_val);
while (!read_seqno())
run_test();
}
static void background_run_once(void)
{
const uint32_t pw_val = calc_prewrap_val();
write_seqno(UINT32_MAX - pw_val);
while (!read_seqno())
sleep(3);
}
static int parse_options(int opt, int opt_index, void *data)
{
switch(opt) {
case 'b':
options.background = 1;
igt_info("running in background inducing wraps\n");
break;
case 'd':
options.dontwrap = 1;
igt_info("won't wrap after testruns\n");
break;
case 'n':
options.rounds = atoi(optarg);
igt_info("running %d rounds\n", options.rounds);
break;
case 'i':
options.buffers = atoi(optarg);
igt_info("buffers %d\n", options.buffers);
break;
case 't':
options.timeout = atoi(optarg);
if (options.timeout == 0)
options.timeout = 10;
igt_info("setting timeout to %d seconds\n", options.timeout);
break;
case 'r':
options.random = 0;
break;
case 'p':
options.prewrap_space = atoi(optarg);
igt_info("prewrap set to %d (0x%x)\n", options.prewrap_space, UINT32_MAX - options.prewrap_space);
break;
}
return 0;
}
int main(int argc, char **argv)
{
int wcount = 0;
static struct option long_options[] = {
{"rounds", required_argument, 0, 'n'},
{"background", no_argument, 0, 'b'},
{"timeout", required_argument, 0, 't'},
{"dontwrap", no_argument, 0, 'd'},
{"prewrap", required_argument, 0, 'p'},
{"norandom", no_argument, 0, 'r'},
{"buffers", required_argument, 0, 'i'},
{ 0, 0, 0, 0 }
};
const char *help =
" -b --background run in background inducing wraps\n"
" -n --rounds=num run num times across wrap boundary, 0 == forever\n"
" -t --timeout=sec set timeout to wait for testrun to sec seconds\n"
" -d --dontwrap don't wrap just run the test\n"
" -p --prewrap=n set seqno to WRAP - n for each testrun\n"
" -r --norandom dont randomize prewrap space\n"
" -i --buffers number of buffers to copy\n";
options.rounds = SLOW_QUICK(50, 2);
options.background = 0;
options.dontwrap = 0;
options.timeout = 20;
options.random = 1;
options.prewrap_space = 21;
options.buffers = 10;
igt_simple_init_parse_opts(&argc, argv, "n:bvt:dp:ri:", long_options,
help, parse_options, NULL);
card_index = drm_get_card();
srandom(time(NULL));
while(options.rounds == 0 || wcount < options.rounds) {
if (options.background) {
background_run_once();
} else {
preset_run_once();
random_run_once();
wrap_run_once();
}
wcount++;
igt_debug("%s done: %d\n",
options.dontwrap ? "tests" : "wraps", wcount);
}
igt_assert_eq(options.rounds, wcount);
igt_exit();
}
|