1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
|
/*
* Copyright © 2016 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*/
#include "igt.h"
#include "drmtest.h"
#include <errno.h>
#include <stdbool.h>
#include <stdio.h>
#include <string.h>
#include <time.h>
#ifndef DRM_CAP_CURSOR_WIDTH
#define DRM_CAP_CURSOR_WIDTH 0x8
#endif
#ifndef DRM_CAP_CURSOR_HEIGHT
#define DRM_CAP_CURSOR_HEIGHT 0x9
#endif
struct plane_parms {
struct igt_fb *fb;
uint32_t width, height;
};
#define hweight32 __builtin_popcount
static void
wm_setup_plane(igt_display_t *display, enum pipe pipe,
uint32_t mask, struct plane_parms *parms)
{
igt_plane_t *plane;
/*
* Make sure these buffers are suited for display use
* because most of the modeset operations must be fast
* later on.
*/
for_each_plane_on_pipe(display, pipe, plane) {
int i = plane->index;
if (!((1 << plane->index) & mask)) {
igt_plane_set_fb(plane, NULL);
continue;
}
igt_plane_set_fb(plane, parms[i].fb);
igt_fb_set_size(parms[i].fb, plane, parms[i].width, parms[i].height);
igt_plane_set_size(plane, parms[i].width, parms[i].height);
}
}
static bool skip_on_unsupported_nonblocking_modeset(igt_display_t *display)
{
enum pipe pipe;
int ret;
/*
* Make sure we only skip when the suggested configuration is
* unsupported by committing it first with TEST_ONLY, if it's
* unsupported -EINVAL is returned. If the second commit returns
* -EINVAL, it's from not being able to support nonblocking modeset.
*/
igt_display_commit_atomic(display, DRM_MODE_ATOMIC_TEST_ONLY | DRM_MODE_ATOMIC_ALLOW_MODESET, NULL);
ret = igt_display_try_commit_atomic(display, DRM_MODE_ATOMIC_ALLOW_MODESET | DRM_MODE_ATOMIC_NONBLOCK, NULL);
if (ret == -EINVAL)
return true;
igt_assert_eq(ret, 0);
/* Force the next state to update all crtc's, to synchronize with the nonblocking modeset. */
for_each_pipe(display, pipe)
display->pipes[pipe].mode_changed = true;
return false;
}
static void ev_page_flip(int fd, unsigned seq, unsigned tv_sec, unsigned tv_usec, void *user_data)
{
igt_debug("Retrieved vblank seq: %u on unk\n", seq);
}
static drmEventContext drm_events = {
.version = DRM_EVENT_CONTEXT_VERSION,
.page_flip_handler = ev_page_flip
};
enum transition_type {
TRANSITION_PLANES,
TRANSITION_MODESET,
TRANSITION_MODESET_DISABLE,
};
static void set_sprite_wh(igt_display_t *display, enum pipe pipe,
struct plane_parms *parms, struct igt_fb *sprite_fb,
bool alpha, unsigned w, unsigned h)
{
igt_plane_t *plane;
for_each_plane_on_pipe(display, pipe, plane) {
int i = plane->index;
if (plane->is_primary || plane->is_cursor)
continue;
parms[i].width = w;
parms[i].height = h;
}
igt_remove_fb(display->drm_fd, sprite_fb);
igt_create_fb(display->drm_fd, w, h,
alpha ? DRM_FORMAT_ARGB8888 : DRM_FORMAT_XRGB8888,
LOCAL_DRM_FORMAT_MOD_NONE, sprite_fb);
}
static void setup_parms(igt_display_t *display, enum pipe pipe,
const drmModeModeInfo *mode,
struct igt_fb *argb_fb,
struct igt_fb *sprite_fb,
struct plane_parms *parms)
{
uint64_t cursor_width, cursor_height;
unsigned sprite_width, sprite_height, prev_w, prev_h;
bool max_sprite_width, max_sprite_height, alpha = true;
uint32_t n_planes = display->pipes[pipe].n_planes;
igt_plane_t *plane;
do_or_die(drmGetCap(display->drm_fd, DRM_CAP_CURSOR_WIDTH, &cursor_width));
if (cursor_width >= mode->hdisplay)
cursor_width = mode->hdisplay;
do_or_die(drmGetCap(display->drm_fd, DRM_CAP_CURSOR_HEIGHT, &cursor_height));
if (cursor_height >= mode->vdisplay)
cursor_height = mode->vdisplay;
for_each_plane_on_pipe(display, pipe, plane) {
int i = plane->index;
if (plane->is_primary)
parms[i].fb = plane->fb;
else if (plane->is_cursor)
parms[i].fb = argb_fb;
else
parms[i].fb = sprite_fb;
if (plane->is_primary) {
parms[i].width = mode->hdisplay;
parms[i].height = mode->vdisplay;
} else if (plane->is_cursor) {
parms[i].width = cursor_width;
parms[i].height = cursor_height;
}
}
igt_create_fb(display->drm_fd, cursor_width, cursor_height,
DRM_FORMAT_ARGB8888, LOCAL_DRM_FORMAT_MOD_NONE, argb_fb);
igt_create_fb(display->drm_fd, cursor_width, cursor_height,
DRM_FORMAT_ARGB8888, LOCAL_DRM_FORMAT_MOD_NONE, sprite_fb);
if (n_planes < 3)
return;
/*
* Pre gen9 not all sizes are supported, find the biggest possible
* size that can be enabled on all sprite planes.
*/
retry:
prev_w = sprite_width = cursor_width;
prev_h = sprite_height = cursor_height;
max_sprite_width = (sprite_width == mode->hdisplay);
max_sprite_height = (sprite_height == mode->vdisplay);
while (1) {
int ret;
set_sprite_wh(display, pipe, parms, sprite_fb,
alpha, sprite_width, sprite_height);
wm_setup_plane(display, pipe, (1 << n_planes) - 1, parms);
ret = igt_display_try_commit_atomic(display, DRM_MODE_ATOMIC_TEST_ONLY | DRM_MODE_ATOMIC_ALLOW_MODESET, NULL);
if (ret == -EINVAL) {
if (cursor_width == sprite_width &&
cursor_height == sprite_height) {
igt_assert_f(alpha,
"Cannot configure the test with all sprite planes enabled\n");
/* retry once with XRGB format. */
alpha = false;
goto retry;
}
sprite_width = prev_w;
sprite_height = prev_h;
if (max_sprite_width && max_sprite_height) {
set_sprite_wh(display, pipe, parms, sprite_fb,
alpha, sprite_width, sprite_height);
break;
}
if (!max_sprite_width)
max_sprite_width = true;
else
max_sprite_height = true;
} else {
prev_w = sprite_width;
prev_h = sprite_height;
}
if (!max_sprite_width) {
sprite_width *= 2;
if (sprite_width >= mode->hdisplay) {
max_sprite_width = true;
sprite_width = mode->hdisplay;
}
} else if (!max_sprite_height) {
sprite_height *= 2;
if (sprite_height >= mode->vdisplay) {
max_sprite_height = true;
sprite_height = mode->vdisplay;
}
} else
/* Max sized sprites for all! */
break;
}
igt_info("Running test on pipe %s with resolution %dx%d and sprite size %dx%d alpha %i\n",
kmstest_pipe_name(pipe), mode->hdisplay, mode->vdisplay,
sprite_width, sprite_height, alpha);
}
/*
* 1. Set primary plane to a known fb.
* 2. Make sure getcrtc returns the correct fb id.
* 3. Call rmfb on the fb.
* 4. Make sure getcrtc returns 0 fb id.
*
* RMFB is supposed to free the framebuffers from any and all planes,
* so test this and make sure it works.
*/
static void
run_transition_test(igt_display_t *display, enum pipe pipe, igt_output_t *output,
enum transition_type type, bool nonblocking)
{
struct igt_fb fb, argb_fb, sprite_fb;
drmModeModeInfo *mode, override_mode;
igt_plane_t *plane;
uint32_t iter_max = 1 << display->pipes[pipe].n_planes, i;
struct plane_parms parms[IGT_MAX_PLANES];
bool skip_test = false;
unsigned flags = DRM_MODE_PAGE_FLIP_EVENT;
if (nonblocking)
flags |= DRM_MODE_ATOMIC_NONBLOCK;
if (type >= TRANSITION_MODESET)
flags |= DRM_MODE_ATOMIC_ALLOW_MODESET;
mode = igt_output_get_mode(output);
override_mode = *mode;
override_mode.flags |= DRM_MODE_FLAG_HSKEW;
igt_create_fb(display->drm_fd, mode->hdisplay, mode->vdisplay,
DRM_FORMAT_XRGB8888, LOCAL_DRM_FORMAT_MOD_NONE, &fb);
igt_output_set_pipe(output, pipe);
wm_setup_plane(display, pipe, 0, NULL);
if (flags & DRM_MODE_ATOMIC_ALLOW_MODESET) {
skip_test = nonblocking && skip_on_unsupported_nonblocking_modeset(display);
if (skip_test)
goto cleanup;
igt_output_set_pipe(output, PIPE_NONE);
igt_display_commit2(display, COMMIT_ATOMIC);
igt_output_set_pipe(output, pipe);
}
igt_display_commit2(display, COMMIT_ATOMIC);
setup_parms(display, pipe, mode, &argb_fb, &sprite_fb, parms);
for (i = 0; i < iter_max; i++) {
igt_output_set_pipe(output, pipe);
wm_setup_plane(display, pipe, i, parms);
igt_display_commit_atomic(display, flags, (void *)(unsigned long)i);
drmHandleEvent(display->drm_fd, &drm_events);
if (type == TRANSITION_MODESET_DISABLE) {
igt_output_set_pipe(output, PIPE_NONE);
wm_setup_plane(display, pipe, 0, parms);
igt_display_commit_atomic(display, flags, (void *)0UL);
drmHandleEvent(display->drm_fd, &drm_events);
} else {
uint32_t j;
/* i -> i+1 will be done when i increases, can be skipped here */
for (j = iter_max - 1; j > i + 1; j--) {
wm_setup_plane(display, pipe, j, parms);
if (type == TRANSITION_MODESET)
igt_output_override_mode(output, &override_mode);
igt_display_commit_atomic(display, flags, (void *)(unsigned long)j);
drmHandleEvent(display->drm_fd, &drm_events);
wm_setup_plane(display, pipe, i, parms);
if (type == TRANSITION_MODESET)
igt_output_override_mode(output, NULL);
igt_display_commit_atomic(display, flags, (void *)(unsigned long)i);
drmHandleEvent(display->drm_fd, &drm_events);
}
}
}
cleanup:
igt_output_set_pipe(output, PIPE_NONE);
for_each_plane_on_pipe(display, pipe, plane)
igt_plane_set_fb(plane, NULL);
igt_display_commit2(display, COMMIT_ATOMIC);
igt_remove_fb(display->drm_fd, &fb);
igt_remove_fb(display->drm_fd, &argb_fb);
igt_remove_fb(display->drm_fd, &sprite_fb);
if (skip_test)
igt_skip("Atomic nonblocking modesets are not supported.\n");
}
static void commit_display(igt_display_t *display, unsigned event_mask, bool nonblocking)
{
unsigned flags;
int num_events = hweight32(event_mask);
ssize_t ret;
flags = DRM_MODE_ATOMIC_ALLOW_MODESET | DRM_MODE_PAGE_FLIP_EVENT;
if (nonblocking)
flags |= DRM_MODE_ATOMIC_NONBLOCK;
igt_display_commit_atomic(display, flags, NULL);
igt_debug("Event mask: %x, waiting for %i events\n", event_mask, num_events);
igt_set_timeout(30, "Waiting for events timed out\n");
while (num_events) {
char buf[32];
struct drm_event *e = (void *)buf;
struct drm_event_vblank *vblank = (void *)buf;
uint32_t crtc_id, pipe = I915_MAX_PIPES;
ret = read(display->drm_fd, buf, sizeof(buf));
if (ret < 0 && (errno == EINTR || errno == EAGAIN))
continue;
igt_assert(ret >= 0);
igt_assert_eq(e->type, DRM_EVENT_FLIP_COMPLETE);
crtc_id = vblank->reserved;
if (crtc_id) {
for_each_pipe(display, pipe)
if (display->pipes[pipe].crtc_id == crtc_id)
break;
igt_assert_lt(pipe, display->n_pipes);
igt_debug("Retrieved vblank seq: %u on %u/%u\n", vblank->sequence, vblank->reserved, pipe);
} else
igt_debug("Retrieved vblank seq: %u on unk/unk\n", vblank->sequence);
num_events--;
}
igt_reset_timeout();
}
static unsigned set_combinations(igt_display_t *display, unsigned mask, struct igt_fb *fb)
{
igt_output_t *output;
enum pipe pipe;
unsigned event_mask = 0;
for_each_connected_output(display, output)
igt_output_set_pipe(output, PIPE_NONE);
for_each_pipe(display, pipe) {
igt_plane_t *plane = &display->pipes[pipe].planes[IGT_PLANE_PRIMARY];
drmModeModeInfo *mode = NULL;
if (!(mask & (1 << pipe))) {
if (display->pipes[pipe].mode_blob) {
event_mask |= 1 << pipe;
igt_plane_set_fb(plane, NULL);
}
continue;
}
event_mask |= 1 << pipe;
for_each_valid_output_on_pipe(display, pipe, output) {
if (output->pending_crtc_idx_mask)
continue;
mode = igt_output_get_mode(output);
break;
}
if (!mode)
return 0;
igt_output_set_pipe(output, pipe);
igt_plane_set_fb(plane, fb);
igt_fb_set_size(fb, plane, mode->hdisplay, mode->vdisplay);
igt_plane_set_size(plane, mode->hdisplay, mode->vdisplay);
}
return event_mask;
}
static void refresh_primaries(igt_display_t *display)
{
enum pipe pipe;
igt_plane_t *plane;
for_each_pipe(display, pipe)
for_each_plane_on_pipe(display, pipe, plane)
if (plane->is_primary && plane->fb)
plane->fb_changed = true;
}
static void collect_crcs_mask(igt_pipe_crc_t **pipe_crcs, unsigned mask, igt_crc_t *crcs)
{
int i;
for (i = 0; i < I915_MAX_PIPES; i++) {
if (!((1 << i) & mask))
continue;
if (!pipe_crcs[i])
continue;
igt_pipe_crc_collect_crc(pipe_crcs[i], &crcs[i]);
}
}
static void run_modeset_tests(igt_display_t *display, int howmany, bool nonblocking)
{
struct igt_fb fbs[2];
int i, j;
unsigned iter_max = 1 << display->n_pipes;
igt_pipe_crc_t *pipe_crcs[I915_MAX_PIPES];
igt_output_t *output;
unsigned width = 0, height = 0;
bool skip_test = false;
for_each_connected_output(display, output) {
drmModeModeInfo *mode = igt_output_get_mode(output);
igt_output_set_pipe(output, PIPE_NONE);
width = max(width, mode->hdisplay);
height = max(height, mode->vdisplay);
}
igt_create_pattern_fb(display->drm_fd, width, height,
DRM_FORMAT_XRGB8888, 0, &fbs[0]);
igt_create_color_pattern_fb(display->drm_fd, width, height,
DRM_FORMAT_XRGB8888, 0, .5, .5, .5, &fbs[1]);
for_each_pipe(display, i) {
igt_plane_t *plane = &display->pipes[i].planes[IGT_PLANE_PRIMARY];
drmModeModeInfo *mode = NULL;
if (is_i915_device(display->drm_fd))
pipe_crcs[i] = igt_pipe_crc_new(i, INTEL_PIPE_CRC_SOURCE_AUTO);
for_each_valid_output_on_pipe(display, i, output) {
if (output->pending_crtc_idx_mask)
continue;
igt_output_set_pipe(output, i);
mode = igt_output_get_mode(output);
break;
}
if (mode) {
igt_plane_set_fb(plane, &fbs[1]);
igt_fb_set_size(&fbs[1], plane, mode->hdisplay, mode->vdisplay);
igt_plane_set_size(plane, mode->hdisplay, mode->vdisplay);
} else
igt_plane_set_fb(plane, NULL);
}
/*
* When i915 supports nonblocking modeset, this if branch can be removed.
* It's only purpose is to ensure nonblocking modeset works.
*/
if (nonblocking && (skip_test = skip_on_unsupported_nonblocking_modeset(display)))
goto cleanup;
igt_display_commit2(display, COMMIT_ATOMIC);
for (i = 0; i < iter_max; i++) {
igt_crc_t crcs[5][I915_MAX_PIPES];
unsigned event_mask;
if (hweight32(i) > howmany)
continue;
event_mask = set_combinations(display, i, &fbs[0]);
if (!event_mask && i)
continue;
commit_display(display, event_mask, nonblocking);
collect_crcs_mask(pipe_crcs, i, crcs[0]);
for (j = iter_max - 1; j > i + 1; j--) {
if (hweight32(j) > howmany)
continue;
if (hweight32(i) < howmany && hweight32(j) < howmany)
continue;
event_mask = set_combinations(display, j, &fbs[1]);
if (!event_mask)
continue;
commit_display(display, event_mask, nonblocking);
collect_crcs_mask(pipe_crcs, j, crcs[1]);
refresh_primaries(display);
commit_display(display, j, nonblocking);
collect_crcs_mask(pipe_crcs, j, crcs[2]);
event_mask = set_combinations(display, i, &fbs[0]);
if (!event_mask)
continue;
commit_display(display, event_mask, nonblocking);
collect_crcs_mask(pipe_crcs, i, crcs[3]);
refresh_primaries(display);
commit_display(display, i, nonblocking);
collect_crcs_mask(pipe_crcs, i, crcs[4]);
if (!is_i915_device(display->drm_fd))
continue;
for (int k = 0; k < I915_MAX_PIPES; k++) {
if (i & (1 << k)) {
igt_assert_crc_equal(&crcs[0][k], &crcs[3][k]);
igt_assert_crc_equal(&crcs[0][k], &crcs[4][k]);
}
if (j & (1 << k))
igt_assert_crc_equal(&crcs[1][k], &crcs[2][k]);
}
}
}
cleanup:
set_combinations(display, 0, NULL);
igt_display_commit2(display, COMMIT_ATOMIC);
if (is_i915_device(display->drm_fd))
for_each_pipe(display, i)
igt_pipe_crc_free(pipe_crcs[i]);
igt_remove_fb(display->drm_fd, &fbs[1]);
igt_remove_fb(display->drm_fd, &fbs[0]);
if (skip_test)
igt_skip("Atomic nonblocking modesets are not supported.\n");
}
static void run_modeset_transition(igt_display_t *display, int requested_outputs, bool nonblocking)
{
igt_output_t *outputs[I915_MAX_PIPES] = {};
int num_outputs = 0;
enum pipe pipe;
for_each_pipe(display, pipe) {
igt_output_t *output;
for_each_valid_output_on_pipe(display, pipe, output) {
int i;
for (i = pipe - 1; i >= 0; i--)
if (outputs[i] == output)
break;
if (i < 0) {
outputs[pipe] = output;
num_outputs++;
break;
}
}
}
igt_require_f(num_outputs >= requested_outputs,
"Should have at least %i outputs, found %i\n",
requested_outputs, num_outputs);
run_modeset_tests(display, requested_outputs, nonblocking);
}
igt_main
{
igt_display_t display;
igt_output_t *output;
enum pipe pipe;
int i;
igt_skip_on_simulation();
igt_fixture {
int valid_outputs = 0;
display.drm_fd = drm_open_driver_master(DRIVER_ANY);
kmstest_set_vt_graphics_mode();
igt_display_init(&display, display.drm_fd);
igt_require(display.is_atomic);
for_each_pipe_with_valid_output(&display, pipe, output)
valid_outputs++;
igt_require_f(valid_outputs, "no valid crtc/connector combinations found\n");
}
igt_subtest("plane-all-transition")
for_each_pipe_with_valid_output(&display, pipe, output)
run_transition_test(&display, pipe, output, TRANSITION_PLANES, false);
igt_subtest("plane-all-transition-nonblocking")
for_each_pipe_with_valid_output(&display, pipe, output)
run_transition_test(&display, pipe, output, TRANSITION_PLANES, true);
igt_subtest("plane-all-modeset-transition")
for_each_pipe_with_valid_output(&display, pipe, output)
run_transition_test(&display, pipe, output, TRANSITION_MODESET, false);
igt_subtest("plane-toggle-modeset-transition")
for_each_pipe_with_valid_output(&display, pipe, output)
run_transition_test(&display, pipe, output, TRANSITION_MODESET_DISABLE, false);
for (i = 1; i <= I915_MAX_PIPES; i++) {
igt_subtest_f("%ix-modeset-transitions", i)
run_modeset_transition(&display, i, false);
igt_subtest_f("%ix-modeset-transitions-nonblocking", i)
run_modeset_transition(&display, i, true);
}
igt_fixture {
igt_display_fini(&display);
}
}
|