summaryrefslogtreecommitdiff
path: root/tools/quick_dump/Makefile.am
blob: 468dd453985cd7749fdfa3224b994aaf3eedf928 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
AM_CPPFLAGS = -I$(top_srcdir)/lib $(PYTHON_CPPFLAGS) $(DRM_CFLAGS) $(CAIRO_CFLAGS) -I$(top_srcdir)

BUILT_SOURCES = chipset_wrap_python.c

dist_bin_SCRIPTS = quick_dump.py reg_access.py
bin_SCRIPTS = chipset.py

lib_LTLIBRARIES = I915ChipsetPython.la
I915ChipsetPython_la_LDFLAGS = -module -avoid-version $(PYTHON_LDFLAGS) $(PCIACCESS_LIBS)
I915ChipsetPython_la_SOURCES = chipset_wrap_python.c chipset_macro_wrap.c \
			       $(top_srcdir)/lib/igt_core.c  \
			       $(top_srcdir)/lib/igt_debugfs.c  \
			       $(top_srcdir)/lib/intel_os.c  \
			       $(top_srcdir)/lib/intel_chipset.c  \
			       $(top_srcdir)/lib/intel_reg_map.c  \
			       $(top_srcdir)/lib/intel_mmio.c  \
			       $(top_srcdir)/lib/intel_iosf.c

chipset_wrap_python.c chipset.py: chipset.i
	$(AM_V_GEN)$(SWIG) $(AX_SWIG_PYTHON_OPT) -I/usr/include -I$(top_srcdir)/lib -o $@ $<

all-local: I915ChipsetPython.la
	$(LN_S) -f .libs/I915ChipsetPython.so _chipset.so

CLEANFILES = chipset_wrap_python.c chipset.py _chipset.so
EXTRA_DIST =  \
	      base_display.txt base_interrupt.txt base_other.txt base_power.txt base_rings.txt \
	      gen6_other.txt sandybridge \
	      gen7_other.txt ivybridge \
	      vlv_display.txt vlv_dpio.txt valleyview \
	      gen8_interrupt.txt \
	      quick_dump.py \
	      reg_access.py \
	      chipset.i chipset.py