diff options
| author | Chen-Yu Tsai <wens@csie.org> | 2017-10-10 11:20:02 +0800 |
|---|---|---|
| committer | Maxime Ripard <maxime.ripard@free-electrons.com> | 2017-10-11 09:53:13 +0200 |
| commit | cc67ae90be461ff78ed0b92681213e988138312a (patch) | |
| tree | cfbb6571408c1b4b02e9ffbd48c00d6467c21022 /drivers/gpu/drm/amd/amdgpu/amdgpu_cs.c | |
| parent | 4b1c924b1fc15e68251ad0186b5004858d0f147b (diff) | |
drm/sun4i: hdmi: Allow using second PLL as TMDS clk parent
On SoCs with two display pipelines, it is possible that the two
pipelines are active at the same time, with potentially incompatible
dot clocks.
Let the HDMI encoder's TMDS clock go through all of its parents when
calculating possible clock rates. This allows usage of the second video
PLL as its parent.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Acked-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20171010032008.682-6-wens@csie.org
Diffstat (limited to 'drivers/gpu/drm/amd/amdgpu/amdgpu_cs.c')
0 files changed, 0 insertions, 0 deletions