diff options
author | Ville Syrjälä <ville.syrjala@linux.intel.com> | 2015-06-29 15:25:53 +0300 |
---|---|---|
committer | Daniel Vetter <daniel.vetter@ffwll.ch> | 2015-08-26 14:33:52 +0200 |
commit | 5a8fbb7d192b96de3d258164e5fc95b769d698c3 (patch) | |
tree | bf58169c0007fec79844f571d4199ae6eddedcc6 /drivers/gpu/drm/i915/intel_hdmi.c | |
parent | 4d9194dec37a9bf22354f6a5872e285e1bb8c1da (diff) |
drm/i915: Move DPLL ref/cri/VGA mode frobbing to the disp2d well enable
Bunch of stuff needs the DPLL ref/cri clocks on both VLV and CHV,
and having VGA mode enabled causes some problems for CHV. So let's just
pull the code to configure those bits into the disp2d well enable hook.
With the DPLL disable code also fixed to leave those bits alone we
should now have a consistent DPLL state all the time even if the DPLL
is disabled.
This also neatly removes some duplicated code between the VLV and
CHV codepaths.
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Reviewed-by: Sivakumar Thulasimani <sivakumar.thulasimani@intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Diffstat (limited to 'drivers/gpu/drm/i915/intel_hdmi.c')
0 files changed, 0 insertions, 0 deletions