summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/export-to-sqlite.py
diff options
context:
space:
mode:
authorPing-Ke Shih <pkshih@realtek.com>2019-12-20 17:21:46 +0800
committerKalle Valo <kvalo@codeaurora.org>2020-01-26 17:38:05 +0200
commit35a68fa5f96a80797e11b6952a47c5a84939a7bf (patch)
tree2fe34ee33f1e67de36c820a3bd8211f5ba03c1bc /tools/perf/scripts/python/export-to-sqlite.py
parentb6c12908a33e4e413523e73464cd5957690f1a76 (diff)
rtw88: fix rate mask for 1SS chip
The rate mask is used to tell firmware the supported rate depends on negotiation. We loop 2 times for all VHT/HT 2SS rate mask first, and then only keep the part according to chip's NSS. This commit fixes the logic error of '&' operations for VHT/HT rate, and we should run this logic before adding legacy rate. To access HT MCS map, index 0/1 represent MCS 0-7/8-15 respectively. Use NL80211_BAND_xxx is incorrect, so fix it as well. Signed-off-by: Ping-Ke Shih <pkshih@realtek.com> Signed-off-by: Yan-Hsuan Chuang <yhchuang@realtek.com> Reviewed-by: Chris Chiu <chiu@endlessm.com> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
Diffstat (limited to 'tools/perf/scripts/python/export-to-sqlite.py')
0 files changed, 0 insertions, 0 deletions