summaryrefslogtreecommitdiff
path: root/tools/perf/scripts/python/mem-phys-addr.py
diff options
context:
space:
mode:
authorOlof Johansson <olof@lixom.net>2020-01-10 22:18:33 -0800
committerOlof Johansson <olof@lixom.net>2020-01-10 22:18:35 -0800
commit3886edbbb5ff37be2a5bbb0c91309a874fcb3dcb (patch)
tree68b3e7e97f57ecd7d28d6801ec6f08873e85318c /tools/perf/scripts/python/mem-phys-addr.py
parentafa7f6eb4dca0470bf60d8f29868123238a77d76 (diff)
parenta950c4c63cde7e5c9d849f6ced95f60ed163548d (diff)
Merge tag 'v5.6-rockchip-dts32-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into arm/dt
Pin-name corrections for Veyron-Fievel, bluetooth for a number of veyron boards and additional operating points for rk3288-tinker. * tag 'v5.6-rockchip-dts32-1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip: ARM: dts: rockchip: Use ABI name for recovery mode pin on veyron fievel/tiger ARM: dts: rockchip: Use ABI name for write protect pin on veyron fievel/tiger ARM: dts: rockchip: Add missing cpu operating points for rk3288-tinker ARM: dts: rockchip: Add brcm bluetooth for rk3288-veyron Link: https://lore.kernel.org/r/8215452.dU6eVM2tAM@phil Signed-off-by: Olof Johansson <olof@lixom.net>
Diffstat (limited to 'tools/perf/scripts/python/mem-phys-addr.py')
0 files changed, 0 insertions, 0 deletions