diff options
| author | Ray Jui <ray.jui@broadcom.com> | 2016-05-05 09:32:01 -0700 |
|---|---|---|
| committer | Marc Zyngier <marc.zyngier@arm.com> | 2016-05-11 10:12:40 +0100 |
| commit | 74c967aaffeace8a85fc3d7be773fd165ebde3da (patch) | |
| tree | fa5521306234946e8b36ed813743ead5575e2ce6 /tools/perf/scripts/python | |
| parent | 1228d53d3df7826eaa6fe2fa267ee41131f9825d (diff) | |
irqchip/gic-v2m: Add workaround for Broadcom NS2 GICv2m erratum
Alex Barba <alex.barba@broadcom.com> discovered Broadcom NS2 GICv2m
implementation has an erratum where the MSI data needs to be the SPI
number subtracted by an offset of 32, for the correct MSI interrupt
to be triggered.
Here we are adding the workaround based on readings from the MSI_IIDR
register, which contains a value unique to Broadcom NS2 GICv2m
Reported-by: Alex Barba <alex.barba@broadcom.com>
Acked-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Ray Jui <ray.jui@broadcom.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions