diff options
| author | Subhransu S. Prusty <subhransu.s.prusty@intel.com> | 2015-07-09 21:38:53 +0530 |
|---|---|---|
| committer | Mark Brown <broonie@kernel.org> | 2015-07-09 18:33:23 +0100 |
| commit | d15b1ae17c79f682760483b56074e980720f52eb (patch) | |
| tree | 8255f3f21115552c599cebf94682a63a34c24573 /tools/perf/scripts/python | |
| parent | 7a2c52b61fd71eddda3385006962630444d15b9e (diff) | |
ASoC: Intel: Add helper to update register bits with attr RWC
For SKL IPC, we have some register bits with attribute RWC. So we need to
force update them. Add helper to force update this type of registers bits.
Signed-off-by: Subhransu S. Prusty <subhransu.s.prusty@intel.com>
Signed-off-by: Jeeja KP <jeeja.kp@intel.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions