1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
|
/*
* Copyright (C) 2010-2011 ARM Limited. All rights reserved.
*
* This program is free software and is provided to you under the terms of the GNU General Public License version 2
* as published by the Free Software Foundation, and any use by you of this program is subject to the terms of such GNU licence.
*
* A copy of the licence is included with the program, and can also be obtained from Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
*/
#ifndef __ARCH_CONFIG_H__
#define __ARCH_CONFIG_H__
/* Configuration for the PB platform with ZBT memory enabled */
static _mali_osk_resource_t arch_configuration [] =
{
{
.type = MALI400GP,
.description = "Mali-400 GP",
.base = 0xC0000000,
.irq = -1,
.mmu_id = 1
},
{
.type = MALI400PP,
.base = 0xc0008000,
.irq = -1,
.description = "Mali-400 PP 0",
.mmu_id = 2
},
{
.type = MALI400PP,
.base = 0xc000A000,
.irq = -1,
.description = "Mali-400 PP 1",
.mmu_id = 3
},
{
.type = MALI400PP,
.base = 0xc000C000,
.irq = -1,
.description = "Mali-400 PP 2",
.mmu_id = 4
},
{
.type = MMU,
.base = 0xC0003000,
.irq = 102,
.description = "Mali-400 MMU for GP",
.mmu_id = 1
},
{
.type = MMU,
.base = 0xC0004000,
.irq = 102,
.description = "Mali-400 MMU for PP 0",
.mmu_id = 2
},
{
.type = MMU,
.base = 0xC0005000,
.irq = 102,
.description = "Mali-400 MMU for PP 1",
.mmu_id = 3
},
{
.type = MMU,
.base = 0xC0006000,
.irq = 102,
.description = "Mali-400 MMU for PP 2",
.mmu_id = 4
},
{
.type = MEMORY,
.description = "Mali SDRAM remapped to baseboard",
.cpu_usage_adjust = -0x50000000,
.alloc_order = 0, /* Highest preference for this memory */
.base = 0xD0000000,
.size = 0x10000000,
.flags = _MALI_CPU_WRITEABLE | _MALI_CPU_READABLE | _MALI_PP_READABLE | _MALI_PP_WRITEABLE |_MALI_GP_READABLE | _MALI_GP_WRITEABLE
},
{
.type = MEMORY,
.description = "Mali ZBT",
.alloc_order = 5, /* Medium preference for this memory */
.base = 0xe1000000,
.size = 0x01000000,
.flags = _MALI_CPU_WRITEABLE | _MALI_CPU_READABLE | _MALI_PP_READABLE | _MALI_PP_WRITEABLE |_MALI_GP_READABLE | _MALI_GP_WRITEABLE
},
{
.type = MEM_VALIDATION,
.description = "Framebuffer",
.base = 0xe0000000,
.size = 0x01000000,
.flags = _MALI_CPU_WRITEABLE | _MALI_CPU_READABLE | _MALI_PP_WRITEABLE | _MALI_PP_READABLE
},
{
.type = MALI400L2,
.base = 0xC0001000,
.description = "Mali-400 L2 cache"
},
};
#endif /* __ARCH_CONFIG_H__ */
|