summaryrefslogtreecommitdiff
path: root/cpu/mpc8xxx/ddr/options.c
AgeCommit message (Expand)Author
2010-01-05fsl-ddr: add the override for write levelingDave Liu
2009-11-12fsl-ddr: Fix the chip-select interleaving issueDave Liu
2009-03-30fsl-ddr: add the DDR3 SPD infrastructureDave Liu
2009-02-16fsl-ddr: ignore memctl_intlv_ctl setting if only one DDR controllerKumar Gala
2009-01-23fsl-ddr: use the 1T timing as default configurationDave Liu
2008-12-03fsl ddr skip interleaving if not supported.Ed Swarthout
2008-10-18Check DDR interleaving modeHaiying Wang
2008-10-18Pass dimm parameters to populate populate controller optionsHaiying Wang
2008-08-27FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.Kumar Gala